Training Neural Networks using Analog circuits
☆34Dec 6, 2020Updated 5 years ago
Alternatives and similar repositories for analog-NN
Users that are interested in analog-NN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- LTspice to Kicad schematic conversion☆35Oct 4, 2020Updated 6 years ago
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- This is Circuit Solver which can solve any kind of circuit for you. Do check it out!!☆12Nov 20, 2022Updated 3 years ago
- A tiny Python clone of https://archive.org/web/ for your own personal websites.☆15Sep 30, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 🧛🏻♂️ Dark Theme for LTSpice☆16Apr 23, 2024Updated 2 years ago
- Arduino library for control ADAU DSP☆11Feb 1, 2023Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆15Feb 24, 2026Updated 7 months ago
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆17Oct 6, 2020Updated 6 years ago
- Game of life in rust☆12Apr 12, 2022Updated 4 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- TinkerCAD Resources for Freshies Orientation 2020☆10Jan 3, 2021Updated 5 years ago
- Colab notebooks exploring different Machine Learning topics.☆16Apr 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A portable parser combinator library that does not require a runtime☆13Sep 16, 2019Updated 7 years ago
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆21Mar 1, 2021Updated 5 years ago
- Intelligent Hydroponics using IoT and Neural Networks☆12Apr 20, 2020Updated 6 years ago
- ☆10Oct 2, 2026Updated last week
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆19Sep 6, 2025Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆85Nov 26, 2020Updated 5 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- Procedural generation of music using wave function collapse and MIDI files☆28Mar 3, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Dec 29, 2018Updated 7 years ago
- No-frills AI shell assistant☆29Jan 16, 2023Updated 3 years ago
- [TPAMI] "Symbolic Visual Reinforcement Learning: A Scalable Framework with Object-Level Abstraction and Differentiable Expression Search"…☆18Jan 4, 2023Updated 3 years ago
- Rust implementation of a basic SPICE simulator☆11May 30, 2023Updated 3 years ago
- ☆11Jun 29, 2021Updated 5 years ago
- ☆14Oct 30, 2024Updated last year
- This is program of recursive descent parser using Python programming language.☆10Jan 26, 2021Updated 5 years ago
- ☆10Oct 22, 2024Updated last year
- ☆18Sep 14, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- It is a fpga implementation of an i2c master, framebuffer for sdd1306 display☆12May 14, 2021Updated 5 years ago
- Examples for pretty-jupyter package.☆18Jul 8, 2023Updated 3 years ago
- Utility for accessing standard Linux spidev devices from userspace.☆11Jan 18, 2017Updated 9 years ago
- ☆11Jan 23, 2017Updated 9 years ago
- This is an implementation of a software UART (Universal Asynchronous Receiver Transmitter) for the Arduino Due's Atmel ATSAM3X8E micro-co…☆21Aug 24, 2021Updated 5 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 5 years ago