sudharsan2000 / analog-NNLinks
Training Neural Networks using Analog circuits
☆24Updated 4 years ago
Alternatives and similar repositories for analog-NN
Users that are interested in analog-NN are comparing it to the libraries listed below
Sorting:
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆111Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated 3 weeks ago
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆112Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- An overview of TL-Verilog resources and projects☆81Updated 6 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆80Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆90Updated 4 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆77Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆102Updated last year
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- ☆47Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆189Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆144Updated last week
- ☆201Updated 7 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Updated 3 years ago