sudharsan2000 / analog-NN
Training Neural Networks using Analog circuits
☆21Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for analog-NN
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆49Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆82Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆30Updated 4 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆153Updated last week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆67Updated 10 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- ☆52Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆205Updated 3 months ago
- This repo provide an index of VLSI content creators and their materials☆135Updated 2 months ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆11Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆64Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- Verilog HDL files☆97Updated 5 months ago
- Learning to do things with the Skywater 130nm process☆71Updated 4 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆74Updated 4 years ago
- ☆53Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆43Updated last week
- An overview of TL-Verilog resources and projects☆71Updated 8 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆130Updated last week
- ☆22Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆47Updated 9 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- Lecture about FIR filter on an FPGA☆13Updated 5 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆110Updated 3 months ago
- Pipelined RISC-V RV32I Core in Verilog☆35Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆89Updated 3 years ago