sudharsan2000 / analog-NN
Training Neural Networks using Analog circuits
☆20Updated 4 years ago
Alternatives and similar repositories for analog-NN:
Users that are interested in analog-NN are comparing it to the libraries listed below
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆71Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆44Updated 4 years ago
- 2D Systolic Array Multiplier☆12Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆43Updated this week
- Physical Design Flow from RTL to GDS using Opensource tools.☆90Updated 4 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆58Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆51Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆172Updated last month
- Introductory course into static timing analysis (STA).☆83Updated 3 months ago
- ☆16Updated 2 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆14Updated 3 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆57Updated 3 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆146Updated 2 months ago
- Learning to do things with the Skywater 130nm process☆76Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆40Updated last year
- ☆44Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆80Updated last year
- A tiny Python package to parse spice raw data files.☆46Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- ☆13Updated 3 years ago
- ☆40Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆72Updated 2 weeks ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆73Updated 9 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago