sudharsan2000 / analog-NNLinks
Training Neural Networks using Analog circuits
☆23Updated 4 years ago
Alternatives and similar repositories for analog-NN
Users that are interested in analog-NN are comparing it to the libraries listed below
Sorting:
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆163Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆109Updated 4 years ago
- ☆172Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Top-level repository for the ACT EDA flow☆32Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆139Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago
- An overview of TL-Verilog resources and projects☆82Updated 5 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated this week
- SystemVerilog Tutorial☆172Updated 4 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆186Updated 5 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 4 months ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Updated 11 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆265Updated 3 weeks ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆86Updated 3 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- ☆188Updated 6 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago