sudharsan2000 / analog-NNLinks
Training Neural Networks using Analog circuits
☆26Updated 4 years ago
Alternatives and similar repositories for analog-NN
Users that are interested in analog-NN are comparing it to the libraries listed below
Sorting:
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated 2 weeks ago
- An overview of TL-Verilog resources and projects☆81Updated 8 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆81Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆224Updated last week
- Curriculum for a university course to teach chip design using open source EDA tools☆116Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆117Updated last year
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆113Updated 5 years ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆103Updated 6 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆143Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆165Updated this week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated last week
- ☆183Updated 4 years ago
- ☆99Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆96Updated 8 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆182Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- 2D Systolic Array Multiplier☆22Updated last year
- RISC-V Integration for PYNQ☆179Updated 6 years ago
- Top-level repository for the ACT EDA flow☆34Updated this week
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆115Updated last month
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year