sudharsan2000 / analog-NNLinks
Training Neural Networks using Analog circuits
☆23Updated 4 years ago
Alternatives and similar repositories for analog-NN
Users that are interested in analog-NN are comparing it to the libraries listed below
Sorting:
- Curriculum for a university course to teach chip design using open source EDA tools☆107Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 3 months ago
- Introductory course into static timing analysis (STA).☆97Updated last month
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆135Updated 2 weeks ago
- An overview of TL-Verilog resources and projects☆81Updated 5 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆75Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆80Updated 2 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆211Updated 3 weeks ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆119Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆10Updated 5 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆112Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- ☆13Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆265Updated 3 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago