sudharsan2000 / analog-NNLinks
Training Neural Networks using Analog circuits
☆27Updated 5 years ago
Alternatives and similar repositories for analog-NN
Users that are interested in analog-NN are comparing it to the libraries listed below
Sorting:
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆200Updated 3 weeks ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆73Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆164Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Updated 10 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆159Updated 5 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆118Updated 5 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆200Updated last week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆104Updated 7 months ago
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆290Updated 8 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 2 months ago
- An overview of TL-Verilog resources and projects☆82Updated last month
- A Python package to use FPGA development tools programmatically.☆143Updated 10 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆47Updated 5 years ago
- Top-level repository for the ACT EDA flow☆37Updated this week
- ☆47Updated 2 years ago