sudharsan2000 / analog-NNLinks
Training Neural Networks using Analog circuits
☆23Updated 4 years ago
Alternatives and similar repositories for analog-NN
Users that are interested in analog-NN are comparing it to the libraries listed below
Sorting:
- Curriculum for a university course to teach chip design using open source EDA tools☆105Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 2 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆73Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆70Updated last year
- Introductory course into static timing analysis (STA).☆96Updated last month
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆57Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆128Updated 2 weeks ago
- An overview of TL-Verilog resources and projects☆80Updated 4 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆105Updated 2 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 8 months ago
- A simple 8bit CPU.☆26Updated 8 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆154Updated 11 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆348Updated this week
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- ☆179Updated 5 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆116Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆141Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago