Tosainu / zynqmp-arch
Arch Linux ARM for Xilinx Zynq UltraScale+ devices
☆13Updated 9 months ago
Alternatives and similar repositories for zynqmp-arch:
Users that are interested in zynqmp-arch are comparing it to the libraries listed below
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆23Updated last year
- SDIO Device Verilog Core☆22Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- Python script for controlling the debug-jtag port of riscv cores☆14Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆59Updated 3 weeks ago
- 10GbE XGMII TCP/IPv4 packet generator for Verilog☆23Updated 2 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆20Updated 3 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆71Updated 10 months ago
- AXI-4 RAM Tester Component☆17Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- bootgen source code☆42Updated 5 months ago
- DisplayPort IP-core☆62Updated 3 weeks ago
- ☆69Updated last month
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆35Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- i2s core, with support for both transmit and receive☆29Updated 6 years ago
- ☆28Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- ☆16Updated 6 years ago
- Extensible FPGA control platform☆59Updated last year
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago
- turbo 8051☆29Updated 7 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- DPLL for phase-locking to 1PPS signal☆31Updated 8 years ago