tenstorrent / tt-budabackend
Buda Compiler Backend for Tenstorrent devices
☆26Updated last month
Related projects ⓘ
Alternatives and complementary repositories for tt-budabackend
- TVM for Tenstorrent ASICs☆20Updated this week
- Tenstorrent Kernel Module☆32Updated last week
- IREE plugin repository for the AMD AIE accelerator☆69Updated this week
- Tenstorrent MLIR compiler☆76Updated this week
- ☆80Updated this week
- HeteroCL-MLIR dialect for accelerator design☆40Updated 2 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated this week
- GPTPU for SC 2021☆48Updated last year
- EQueue Dialect☆39Updated 2 years ago
- Data-Centric MLIR dialect☆38Updated last year
- Example for running IREE in a bare-metal Arm environment.☆23Updated 2 months ago
- Experiments and prototypes associated with IREE or MLIR☆49Updated 3 months ago
- Tenstorrent Firmware Update Utility☆11Updated 3 weeks ago
- The Riallto Open Source Project from AMD☆68Updated last week
- MLIR-based partitioning system☆40Updated this week
- ☆15Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆28Updated last week
- Machine-Learning Accelerator System Exploration Tools☆124Updated this week
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆103Updated 2 years ago
- agile hardware-software co-design☆46Updated 2 years ago
- ☆37Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month
- Artifact repository for paper Automatic Generation of High-Performance Quantized Machine Learning Kernels☆17Updated 4 years ago
- ☆29Updated 2 years ago
- Tenstorrent console based hardware information program☆23Updated 2 weeks ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆60Updated last year
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆69Updated this week
- TPP experimentation on MLIR for linear algebra☆112Updated this week
- Fork of LLVM to support AMD AIEngine processors☆106Updated this week