ychen306 / vegenLinks
☆31Updated 2 years ago
Alternatives and similar repositories for vegen
Users that are interested in vegen are comparing it to the libraries listed below
Sorting:
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- ☆64Updated 6 years ago
- Conversions to MLIR EmitC☆132Updated 10 months ago
- ☆38Updated 3 years ago
- An out-of-tree MLIR dialect template.☆110Updated last year
- Updated C version of the Test Suite for Vectorising Compilers☆69Updated last year
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- CUDAAdvisor: a GPU profiling tool☆50Updated 7 years ago
- Polyhedral Parallel Code Generation (source repository: http://repo.or.cz/ppcg.git)☆129Updated 3 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- development repository for the open earth compiler☆80Updated 4 years ago
- Polyhedral Extraction Tool (source repository: http://repo.or.cz/w/pet.git)☆39Updated 3 years ago
- A translation validation framework for MLIR☆88Updated 7 months ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- TPP experimentation on MLIR for linear algebra☆137Updated 3 weeks ago
- ☆54Updated 5 years ago
- An MLIR frontend for tensor expressions☆25Updated 5 years ago
- MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com☆38Updated last year
- Data-Centric MLIR dialect☆43Updated 2 years ago
- Optimizing scheduler. Combinatorial instruction scheduling project.☆27Updated 4 months ago
- ☆40Updated 2 weeks ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆13Updated 5 months ago
- A Specification and a Library for Data Exchange in Polyhedral Compilation Tools☆31Updated last year
- The University of Bristol HPC Simulation Engine☆99Updated last month
- EQueue Dialect☆39Updated 3 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆53Updated this week