PerfVec / PerfVecLinks
A generalizable machine learning-based performance modeling framework.
☆18Updated 7 months ago
Alternatives and similar repositories for PerfVec
Users that are interested in PerfVec are comparing it to the libraries listed below
Sorting:
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Updated last year
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Updated 8 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- ☆57Updated 2 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆54Updated 6 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Updated last month
- Branch predictor simulation framework for the Last-Level Branch Predictor☆34Updated 2 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Updated 10 months ago
- Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5☆30Updated this week
- ☆24Updated 9 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆87Updated 9 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆185Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆62Updated 10 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆72Updated 4 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆86Updated 5 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆89Updated this week
- ☆131Updated last year
- ☆224Updated 3 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- PIMeval simulator and PIMbench suite☆44Updated 2 months ago
- ☆55Updated 8 months ago
- ☆109Updated last year