PerfVec / PerfVecLinks
A generalizable machine learning-based performance modeling framework.
☆12Updated last month
Alternatives and similar repositories for PerfVec
Users that are interested in PerfVec are comparing it to the libraries listed below
Sorting:
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 7 months ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆10Updated last month
- Branch predictor simulation framework for the Last-Level Branch Predictor☆25Updated 11 months ago
- ☆56Updated 4 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆134Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆85Updated 2 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆29Updated this week
- PIMeval simulator and PIMbench suite☆32Updated this week
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆59Updated 7 months ago
- ☆28Updated 2 years ago
- ☆92Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- ☆30Updated 8 months ago
- Topics in Machine Learning Accelerator Design☆78Updated 2 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 years ago
- Processing-In-Memory (PIM) Simulator☆175Updated 7 months ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ☆34Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆153Updated 2 weeks ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆41Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated 11 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆134Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆24Updated 6 months ago