tcl scripts used to build or generate vivado projects automatically
☆36Jun 30, 2023Updated 3 years ago
Alternatives and similar repositories for viv-prj-gen
Users that are interested in viv-prj-gen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆807Sep 15, 2026Updated last month
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Configurable AXI4 Verification IP developed using UVM, featuring reusable master and slave agents, protocol checking, functional coverage…☆12Mar 7, 2026Updated 8 months ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- VHDL functional blocks with their simulations and test sequences☆21Updated this week
- This is the repository for a verilog implementation of a lzrw1 compression core☆20Dec 8, 2017Updated 8 years ago
- This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in…☆10Dec 19, 2012Updated 13 years ago
- Robust Python parser for W&B's `.wandb` binary structured log format.☆12Jan 17, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Edition, 5th Edition☆16Dec 1, 2024Updated last year
- An open source replacement of the Xilinx bootgen application.☆122Sep 15, 2026Updated last month
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- Python tools for Vivado Projects☆72Apr 3, 2019Updated 7 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆80Jul 14, 2026Updated 3 months ago
- ☆14Aug 2, 2025Updated last year
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆27Mar 7, 2019Updated 7 years ago
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 8 years ago
- Logic Input Triggered High-resolution Pulser☆13Mar 24, 2020Updated 6 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- ☆15Aug 16, 2023Updated 3 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.☆11May 2, 2013Updated 13 years ago
- A battery-powered ESPHome device that displays real-time office air quality data on a 2.13" e-ink screen.☆10Jun 14, 2025Updated last year
- Processing System Makefiles☆17Jul 8, 2026Updated 4 months ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆10Dec 29, 2023Updated 2 years ago
- A simple spectral raytracer.☆12Nov 20, 2025Updated 11 months ago
- RFSoC + GPU heterogeneous computing platform for high-speed signal acquisition, real-time processing, and AI acceleration.☆13Jun 12, 2026Updated 5 months ago
- ☆10Mar 22, 2017Updated 9 years ago
- Native debugging for VSCode for Xilinx's XSDB☆11Aug 21, 2026Updated 2 months ago
- CLI tool like https://github.com/lukaslueg/railroad_dsl using EBNF instead of a custom DSL☆14Jan 26, 2026Updated 9 months ago
- maskcnn_benchmark based on mobilenetv2☆12Nov 11, 2019Updated 7 years ago
Are these results useful?