Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow
☆93Mar 9, 2026Updated 3 months ago
Alternatives and similar repositories for fpga-partial-reconfig
Users that are interested in fpga-partial-reconfig are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- ☆15Jul 28, 2016Updated 9 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆71Jul 25, 2018Updated 7 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open Programmable Acceleration Engine☆270Apr 21, 2026Updated 2 months ago
- ☆25Sep 29, 2025Updated 9 months ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- OFS Platform Components☆19May 28, 2025Updated last year
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆16Feb 22, 2019Updated 7 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- Repository gathering basic modules for CDC purpose☆62Dec 31, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A platform for emulating Virtio devices with FPGAs☆27Mar 31, 2021Updated 5 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆289Nov 25, 2019Updated 6 years ago
- Simple Linux driver for an Arria 10 FPGA with PCIe☆13Aug 4, 2017Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Virtio implementation in SystemVerilog☆49Jan 23, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Torc: Tools for Open Reconfigurable Computing☆40Apr 12, 2017Updated 9 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆21May 4, 2026Updated 2 months ago
- HW Design Collateral for Caliptra RoT IP☆143Jun 27, 2026Updated last week
- ☆16Dec 16, 2021Updated 4 years ago
- A python replacement for the Tcl interface to quartus☆13Dec 3, 2016Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generate commutative diagrams inside of Pandoc with Tikz☆34Jul 6, 2017Updated 8 years ago
- F^3 is Python-based framework for valuing forward looking financial products on Heterogeneous Parallel Computing Platforms☆13Jan 5, 2016Updated 10 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆15Mar 21, 2024Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Jun 3, 2026Updated last month
- SPI core☆14Oct 25, 2019Updated 6 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆45Oct 21, 2019Updated 6 years ago