Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow
☆90Mar 3, 2025Updated last year
Alternatives and similar repositories for fpga-partial-reconfig
Users that are interested in fpga-partial-reconfig are comparing it to the libraries listed below
Sorting:
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- ☆12Sep 26, 2016Updated 9 years ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆14Updated this week
- ☆21Jul 28, 2016Updated 9 years ago
- OFS Platform Components☆19May 28, 2025Updated 9 months ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Jul 25, 2018Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Open Programmable Acceleration Engine☆270Jul 25, 2025Updated 7 months ago
- Intel® FPGA Runtime for OpenCL™ Software Technology☆36Feb 25, 2025Updated last year
- ☆14Jul 28, 2016Updated 9 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- ☆25Sep 29, 2025Updated 5 months ago
- Connectal is a framework for software-driven hardware development.☆177Oct 16, 2023Updated 2 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- A python replacement for the Tcl interface to quartus☆13Dec 3, 2016Updated 9 years ago
- Templates for various types of engineering documents that I find useful☆10Feb 26, 2019Updated 7 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 10 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- FPGA Clock Configuration Device Driver for Linux☆32Dec 4, 2025Updated 3 months ago
- A platform for emulating Virtio devices with FPGAs☆26Mar 31, 2021Updated 4 years ago
- FPGA for uSDR☆20Feb 22, 2026Updated last week
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- ☆11Feb 28, 2016Updated 10 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago