Alternatives and similar repositories for RISC-V-Linux

Users that are interested in RISC-V-Linux are comparing it to the libraries listed below

• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆116Updated 2 years ago
• sifiveinc / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆297Updated 2 weeks ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 5 years ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆167Updated last month
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated last year
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• openpower-cores / a2i
  ☆247Updated 3 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆283Updated this week
• riscv / riscv-aia
  ☆98Updated 3 months ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆475Updated 4 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆671Updated 2 months ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆215Updated last year
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆235Updated last year
• riscvarchive / riscv-gcc
  ☆373Updated 2 years ago
• riscvarchive / riscv-wiki
  ☆248Updated 9 years ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆198Updated 2 months ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆128Updated 2 years ago
• riscvarchive / riscv-CMOs
  ☆89Updated 3 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆150Updated last week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆226Updated 2 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆501Updated last week
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• openpower-cores / a2o
  ☆142Updated 3 years ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆398Updated last year
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆64Updated 6 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated 2 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆95Updated 5 years ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆225Updated 4 years ago