westerndigitalcorporation / RISC-V-Linux
This repository provides a Linux kernel bootable on RISC-V boards from SiFive
☆166Updated 5 years ago
Alternatives and similar repositories for RISC-V-Linux
Users that are interested in RISC-V-Linux are comparing it to the libraries listed below
Sorting:
- RISC-V Profiles and Platform Specification☆114Updated last year
- Freedom U Software Development Kit (FUSDK)☆289Updated last month
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 5 months ago
- The official RISC-V getting started guide☆200Updated last year
- RISC-V Architecture Profiles☆148Updated 3 months ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆210Updated last year
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆267Updated this week
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- RISC-V Proxy Kernel☆632Updated 2 weeks ago
- ☆234Updated 2 years ago
- RISC-V Processor Trace Specification☆183Updated 2 weeks ago
- RISC-V Torture Test☆194Updated 10 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆211Updated last month
- RISC-V IOMMU Specification☆115Updated this week
- Simple machine mode program to probe RISC-V control and status registers☆119Updated 2 years ago
- ☆86Updated 3 years ago
- ☆560Updated this week
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆149Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆145Updated 6 months ago
- The RISC-V software tools list, as seen on riscv.org☆465Updated 4 years ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆98Updated 10 months ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆149Updated this week
- RISC-V cryptography extensions standardisation work.☆388Updated last year
- Working Draft of the RISC-V Debug Specification Standard☆488Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆223Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- PLIC Specification☆140Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated last week
- VeeR EL2 Core☆276Updated 2 weeks ago