sifive / riscv-llvm
SiFive's LLVM working tree
☆85Updated 6 months ago
Alternatives and similar repositories for riscv-llvm:
Users that are interested in riscv-llvm are comparing it to the libraries listed below
- RiVEC Bencmark Suite☆109Updated 2 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆124Updated 4 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆148Updated 3 weeks ago
- ☆151Updated 11 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆149Updated last year
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆63Updated 3 years ago
- RISC-V Packed SIMD Extension☆141Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Working draft of the proposed RISC-V Bitmanipulation extension☆208Updated 10 months ago
- Extremely Simple Microbenchmarks☆31Updated 6 years ago
- RISC-V support for LLVM projects (LLVM, Clang, ...)☆263Updated 6 months ago
- Documentation for RISC-V Spike☆99Updated 6 years ago
- RISC-V architecture concurrency model litmus tests☆74Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆58Updated last year
- ☆83Updated 2 years ago
- ☆33Updated 7 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆147Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆48Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆102Updated last week
- Documentation of the RISC-V C API☆74Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆220Updated 2 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆138Updated last week
- A wrapper for the SPEC CPU2006 benchmark suite.☆87Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆166Updated 6 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- ☆25Updated 7 years ago
- ☆167Updated last year