SiFive's LLVM working tree
☆88Jul 18, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-llvm
Users that are interested in riscv-llvm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V support for LLVM projects (LLVM, Clang, ...)☆277Jul 26, 2024Updated 2 years ago
- ☆29Oct 23, 2017Updated 8 years ago
- An experimental LLVM pass plugin that allows you to apply the State of the Art function merging techniques☆16Feb 8, 2025Updated last year
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆120Feb 10, 2021Updated 5 years ago
- 平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本☆75Mar 15, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- ☆13Sep 1, 2026Updated 2 weeks ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Feb 18, 2022Updated 4 years ago
- Tool to create Tock Application Bundles from ELF files.☆18Aug 12, 2026Updated last month
- ordspecsim: The Swarm architecture simulator☆26Feb 15, 2023Updated 3 years ago
- Tools for SiFive's Freedom Platform☆218Aug 26, 2021Updated 5 years ago
- A LALR(1) OpenQASM Parser and AST Generator.☆14Jul 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Embedded-friendly crypto a la SMACCM☆13Aug 11, 2017Updated 9 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last month
- Cooperative Primitives for CUDA C++ Kernel Authors. This repository contains CUB PRs from Q4 2019 until Q4 2020.☆22Sep 23, 2020Updated 5 years ago
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆26Jan 9, 2022Updated 4 years ago
- RISC-V Proxy Kernel☆708Oct 2, 2025Updated 11 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆93Mar 26, 2023Updated 3 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- RISC-V port of newlib☆106Mar 15, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- RISC-V Vectorized Bencmark Suite. based on https://github.com/RALC88/riscv-vectorized-benchmark-suite☆12Oct 28, 2022Updated 3 years ago
- ☆145Feb 29, 2024Updated 2 years ago
- LLVM Profiling Visualization☆85Jan 11, 2022Updated 4 years ago
- Yocto project for Xuantie RISC-V CPU☆42Jun 5, 2026Updated 3 months ago
- An experimental project to bring MLIR to P4C.☆16Updated this week
- RISC-V vector and other assembly code examples☆28Nov 4, 2020Updated 5 years ago
- Working draft of the proposed RISC-V V vector extension☆1,088Mar 17, 2024Updated 2 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The code for our paper "Neural Architecture Search as Program Transformation Exploration"☆17Apr 28, 2021Updated 5 years ago
- Microprobe: Microbenchmark generation framework☆28Feb 5, 2026Updated 7 months ago
- ☆15Apr 28, 2026Updated 4 months ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆24Nov 8, 2022Updated 3 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- ☆17Mar 21, 2026Updated 5 months ago