Alternatives and similar repositories for riscv-llvm-toolchain

Users that are interested in riscv-llvm-toolchain are comparing it to the libraries listed below

• nvdla / vp
  Virtual Platform for NVDLA
  ☆157Updated 7 years ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆124Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆150Updated last week
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆273Updated last year
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Updated 2 months ago
• umd-memsys / DRAMSim2
  DRAMSim2: A cycle accurate DRAM simulator
  ☆293Updated 5 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆122Updated 4 years ago
• riscv-non-isa / rvv-intrinsic-doc
  ☆351Updated last month
• andestech / riscv-llvm
  ☆14Updated 8 years ago
• arm-university / arm-gem5-rsk
  Official repository of the Arm Research Starter Kit on System Modeling using gem5
  ☆117Updated 5 months ago
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆229Updated 9 months ago
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆332Updated 3 weeks ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆91Updated 4 years ago
• Multi2Sim / multi2sim
  Multi2Sim source code
  ☆132Updated 6 years ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• agra-uni-bremen / riscv-vp
  RISC-V Virtual Prototype
  ☆180Updated 11 months ago
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆158Updated last year
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆106Updated 7 years ago
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆35Updated last year
• cnrv / home
  为推广RISC-V尽些薄力
  ☆312Updated 2 years ago
• sparcians / map
  Modeling Architectural Platform
  ☆212Updated 2 weeks ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆136Updated last week
• howjmay / neon2rvv
  A translator from ARM NEON intrinsics to RISCV-V Extension implementation
  ☆41Updated 3 months ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆155Updated 9 months ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆78Updated this week
• ppeetteerrs / gem5-RISC-V-FS-Linux
  Repository containing the guide and code for booting RISC-V full system linux using gem5.
  ☆56Updated 4 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆215Updated last year