laura-regan / Digital-Synthesizer
Digital music synthesizer designed for the Zynq FPGA+SoC. Audio synthesis and digital signal processing is performed in hardware modules designed in VHDL. Control of the modules and communication with external MIDI equipment is handled by the ARM processor.
☆21Updated 11 months ago
Alternatives and similar repositories for Digital-Synthesizer:
Users that are interested in Digital-Synthesizer are comparing it to the libraries listed below
- VHDL I2S transmitter☆13Updated 6 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Audio Signal Processing SoC☆18Updated 7 years ago
- VHDL Modules☆24Updated 10 years ago
- Audio controller (I2S, SPDIF, DAC)☆83Updated 5 years ago
- audio DSP applications using zynq/zed boards☆16Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆63Updated 3 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆75Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆19Updated 3 years ago
- ☆15Updated 9 months ago
- A collection of demonstration digital filters☆150Updated last year
- verilog example to drive PCM5102 DAC with FPGA☆18Updated 6 years ago
- Realtime audio DSP on the ZyBo☆9Updated 9 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆60Updated 10 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆237Updated last year
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 7 years ago
- VISHNUBINDUBALACHANDRAN / Advanced-Noise-Cancellation-System-for-Mobile-Communication-Using-Xilinx-Spartan-3E-FPGA-and-VHDLThis repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…☆14Updated 4 months ago
- ☆45Updated last year
- a subclass of numpy.ndarray that does fixed-point arithmetic☆13Updated last month
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆83Updated 2 years ago
- Verilog FPGA code : including experimental DSP audio processor☆11Updated 4 years ago
- Delta Sigma DAC FPGA☆37Updated 2 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆95Updated 8 years ago
- A series of CORDIC related projects☆103Updated 5 months ago
- i2s core, with support for both transmit and receive☆29Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago