ithemal / DiffTune
☆17Updated 3 years ago
Alternatives and similar repositories for DiffTune
Users that are interested in DiffTune are comparing it to the libraries listed below
Sorting:
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆31Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆12Updated 11 months ago
- ☆11Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated 2 years ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆44Updated last year
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- ILA Model Database☆22Updated 4 years ago
- ☆24Updated 4 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 10 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- DATuner Repository☆18Updated 6 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ☆14Updated 3 years ago
- ☆21Updated 2 months ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 7 months ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated last month
- RTLCheck☆21Updated 6 years ago
- ☆16Updated last year
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- ☆30Updated 7 months ago