Alternatives and similar repositories for DiffTune

Users that are interested in DiffTune are comparing it to the libraries listed below

• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆28Updated 3 years ago
• darchr / gem5art
  Artifact, reproducibility, and testing utilites for gem5
  ☆23Updated 4 years ago
• CMU-SAFARI / CROW
  Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …
  ☆15Updated 6 years ago
• intel / neuro-vectorizer
  NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…
  ☆97Updated 2 years ago
• cornell-zhang / datuner
  DATuner Repository
  ☆17Updated 7 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• ucb-bar / autophase
  ☆33Updated 3 years ago
• milo168 / FPGA25_SAT_Accel
  FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository
  ☆14Updated 8 months ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆34Updated 2 years ago
• CMU-SAFARI / BEER
  BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…
  ☆19Updated 5 years ago
• baco-authors / baco
  ☆18Updated last year
• harvard-edge / Gables
  ☆15Updated 5 years ago
• pnnl / COMET
  ☆40Updated last month
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆24Updated 11 months ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆21Updated 5 years ago
• he-actlab / polymath
  ☆22Updated 9 months ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 2 months ago
• sfu-arch / muir
  ☆24Updated 5 years ago
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆49Updated 4 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 4 months ago
• ymanerka / rtlcheck
  RTLCheck
  ☆23Updated 7 years ago
• sfu-arch / needle
  ☆13Updated 3 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 9 years ago
• spcl / haystack
  Haystack is an analytical cache model that given a program computes the number of cache misses.
  ☆46Updated 6 years ago
• PrincetonUniversity / MosaicSim
  Heterogeneous simulator for DECADES Project
  ☆32Updated last year
• CMU-SAFARI / MemSchedSim
  This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…
  ☆11Updated 9 years ago
• cornell-zhang / uptune
  A Generic Distributed Auto-Tuning Infrastructure
  ☆22Updated 4 years ago
• gpgpu-sim / cutlass-gpgpu-sim
  ☆27Updated 6 years ago