ithemal / DiffTune
☆16Updated 2 years ago
Related projects: ⓘ
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆27Updated 2 years ago
- ☆28Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated 4 months ago
- Artifact, reproducibility, and testing utilites for gem5☆19Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆27Updated last year
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Updated last year
- ☆11Updated 9 months ago
- Heterogeneous simulator for DECADES Project☆28Updated 3 months ago
- Creating beautiful gem5 simulations☆44Updated 3 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆27Updated last year
- RTLCheck☆17Updated 5 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆9Updated 3 months ago
- ☆34Updated this week
- Automata Benchmark Suite☆19Updated 10 months ago
- Memory consistency model checking and test generation library.☆13Updated 7 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆42Updated 5 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆12Updated last year
- ☆13Updated 4 years ago
- This adds partial support of AVX2 and AVX-512 to gem5.☆11Updated 9 months ago
- ☆17Updated last year
- A fast and scalable x86-64 multicore simulator☆30Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆13Updated 4 years ago
- DATuner Repository☆17Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆38Updated 3 months ago
- ☆10Updated 6 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago