ithemal / DiffTuneLinks
☆20Updated 3 years ago
Alternatives and similar repositories for DiffTune
Users that are interested in DiffTune are comparing it to the libraries listed below
Sorting:
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- RTLCheck☆24Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 5 years ago
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆97Updated 3 years ago
- ☆34Updated 4 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 9 months ago
- Memory consistency model checking and test generation library.☆16Updated 9 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆13Updated 3 years ago
- ☆24Updated 5 years ago
- DATuner Repository☆17Updated 7 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- ☆11Updated 6 months ago
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆58Updated 2 years ago
- ☆36Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ILA Model Database☆24Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- ☆17Updated 2 years ago
- ☆22Updated 10 months ago
- ☆21Updated 5 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Updated 9 years ago