ithemal / DiffTuneLinks
☆18Updated 3 years ago
Alternatives and similar repositories for DiffTune
Users that are interested in DiffTune are comparing it to the libraries listed below
Sorting:
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆13Updated 3 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- ☆36Updated 6 years ago
- ☆33Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆96Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- DATuner Repository☆18Updated 7 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- Tutorial Material from the SST Team☆23Updated 2 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- ☆24Updated 4 years ago
- ☆22Updated 7 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆40Updated 3 weeks ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆16Updated last year
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- ☆25Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆46Updated 2 years ago