ithemal / DiffTuneLinks
☆18Updated 3 years ago
Alternatives and similar repositories for DiffTune
Users that are interested in DiffTune are comparing it to the libraries listed below
Sorting:
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆31Updated 3 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆45Updated 2 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- RTLCheck☆22Updated 6 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- ☆12Updated last year
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Updated last year
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- EQueue Dialect☆40Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆13Updated 2 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 9 months ago
- ☆20Updated 5 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 9 months ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- ☆17Updated last year
- ILA Model Database☆22Updated 4 years ago
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆52Updated last year
- DATuner Repository☆18Updated 6 years ago
- ☆11Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆12Updated 3 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- ☆40Updated this week
- ☆14Updated 3 years ago