ithemal / DiffTuneLinks
☆18Updated 3 years ago
Alternatives and similar repositories for DiffTune
Users that are interested in DiffTune are comparing it to the libraries listed below
Sorting:
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- ☆36Updated 6 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- DATuner Repository☆18Updated 6 years ago
- ☆33Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 11 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Rigorous Floating-Point Mixed-Precision Tuner☆16Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆20Updated 5 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 2 years ago
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆96Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 9 months ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆46Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆11Updated 2 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 5 months ago
- ☆22Updated 6 months ago
- ☆14Updated 3 years ago
- ☆24Updated 4 years ago
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Updated last year
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 2 months ago
- SST Architectural Simulation Components and Libraries☆99Updated last week
- Tutorial Material from the SST Team☆22Updated 3 weeks ago