ithemal / DiffTuneLinks
☆18Updated 3 years ago
Alternatives and similar repositories for DiffTune
Users that are interested in DiffTune are comparing it to the libraries listed below
Sorting:
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆31Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- ☆16Updated last year
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated 2 years ago
- ☆11Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆53Updated last year
- ☆14Updated 5 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 8 months ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆19Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- RTLCheck☆22Updated 6 years ago
- ILA Model Database☆22Updated 4 years ago
- AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks☆45Updated 2 years ago
- ☆41Updated 2 weeks ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- ☆14Updated 3 years ago
- ☆18Updated 3 weeks ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆26Updated 5 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- DATuner Repository☆18Updated 6 years ago
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆94Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year