ithemal / DiffTuneLinks
☆18Updated 3 years ago
Alternatives and similar repositories for DiffTune
Users that are interested in DiffTune are comparing it to the libraries listed below
Sorting:
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- ☆33Updated 3 years ago
- ☆22Updated 8 months ago
- NeuroVectorizer is a framework that uses deep reinforcement learning (RL) to predict optimal vectorization compiler pragmas for for loops…☆96Updated 2 years ago
- ☆13Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- DATuner Repository☆17Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆18Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 7 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- SST Architectural Simulation Components and Libraries☆104Updated this week
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Public Release of Stream-Dataflow☆14Updated 6 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- ColTraIn HBFP Training Emulator☆16Updated 2 years ago
- ☆40Updated 2 weeks ago
- ☆36Updated 6 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year