Errare-humanum-est / HeteroGen
We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆18Updated 3 years ago
Alternatives and similar repositories for HeteroGen:
Users that are interested in HeteroGen are comparing it to the libraries listed below
- ☆91Updated last year
- EQueue Dialect☆40Updated 3 years ago
- ☆24Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- agile hardware-software co-design☆47Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- CGRA Compilation Framework☆83Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆69Updated 5 years ago
- ☆59Updated 2 years ago
- ☆29Updated 5 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated this week
- ☆57Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆24Updated 4 years ago
- ☆55Updated this week
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆51Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- gem5 repository to study chiplet-based systems☆70Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 6 months ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- Release of stream-specialization software/hardware stack.☆121Updated last year
- ☆25Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago