Errare-humanum-est / HeteroGen
We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆18Updated 3 years ago
Alternatives and similar repositories for HeteroGen:
Users that are interested in HeteroGen are comparing it to the libraries listed below
- ☆91Updated last year
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆24Updated last year
- ☆16Updated 4 years ago
- ILA Model Database☆22Updated 4 years ago
- ☆32Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- ☆59Updated 2 years ago
- CGRA Compilation Framework☆83Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 9 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 3 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆51Updated 5 years ago
- ☆25Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- ☆48Updated last week
- gem5 repository to study chiplet-based systems☆71Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- The official repository for the gem5 resources sources.☆65Updated last month
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆75Updated 10 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago