Errare-humanum-est / HeteroGen
We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆18Updated 3 years ago
Alternatives and similar repositories for HeteroGen:
Users that are interested in HeteroGen are comparing it to the libraries listed below
- ☆91Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- EQueue Dialect☆40Updated 3 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 9 months ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- ILA Model Database☆22Updated 4 years ago
- ☆16Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- ☆24Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- gem5 repository to study chiplet-based systems☆71Updated 5 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 6 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- A DSL for Systolic Arrays☆78Updated 6 years ago
- CGRA Compilation Framework☆83Updated last year
- gem5 Tips & Tricks☆67Updated 5 years ago
- ☆57Updated last year
- ☆55Updated this week
- ☆59Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆120Updated 5 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 6 months ago