Errare-humanum-est / HeteroGenLinks
We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆20Updated 3 years ago
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below
Sorting:
- ☆108Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- EQueue Dialect☆41Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- ☆30Updated this week
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- ☆26Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- CGRA Compilation Framework☆90Updated 2 years ago
- ☆61Updated 9 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- ☆65Updated 3 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- ☆62Updated 3 weeks ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- A hardware synthesis framework with multi-level paradigm☆43Updated 11 months ago
- The Sniper Multi-Core Simulator☆162Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- ☆60Updated 2 years ago
- ☆34Updated 5 years ago
- ☆18Updated 2 months ago
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago