We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆20Jan 7, 2022Updated 4 years ago
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below
Sorting:
- yet another model checker☆21Feb 27, 2026Updated last week
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- The official repository for the gem5 computer-system architecture simulator.☆14May 16, 2025Updated 9 months ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 3 years ago
- ☆14Feb 20, 2026Updated 2 weeks ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Dec 21, 2022Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- Memory consistency model checking and test generation library.☆16Oct 14, 2016Updated 9 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Feb 21, 2026Updated 2 weeks ago
- ☆19Jul 12, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆20Oct 27, 2022Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- ☆25Aug 1, 2022Updated 3 years ago
- ☆64Dec 4, 2022Updated 3 years ago
- Code for reproducing work of ICML 2019 paper: Memory-Optimal Direct Convolutions for Maximizing Classification Accuracy in Embedded Appli…☆12Jun 8, 2019Updated 6 years ago
- ☆13Jan 28, 2026Updated last month
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- RISC-V architecture concurrency model litmus tests☆100Jan 21, 2026Updated last month
- Translate a subset of C to Verilog☆12May 8, 2019Updated 6 years ago
- Transparent serialization of python plain-old-data classes☆12Aug 31, 2022Updated 3 years ago
- A Terraria clone in Python, just for fun☆10Jun 7, 2020Updated 5 years ago
- Sequence Planner☆12Nov 17, 2017Updated 8 years ago
- Accelerator Zoo☆20Oct 14, 2025Updated 4 months ago
- A linearizability checker for concurrent data structures☆12Aug 3, 2023Updated 2 years ago
- Controlled Invariant Sets in Two Moves☆14Dec 21, 2021Updated 4 years ago
- ☆11Aug 23, 2023Updated 2 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- [ICLR 2026] FastCar☆16May 22, 2025Updated 9 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 3 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 5 months ago
- xDEVS: A cross-platform Discrete EVent System simulator☆14Nov 14, 2025Updated 3 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago