Errare-humanum-est / HeteroGenLinks
We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆20Updated 3 years ago
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below
Sorting:
- ☆93Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- CGRA Compilation Framework☆87Updated 2 years ago
- ☆25Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆64Updated 2 years ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- The official repository for the gem5 resources sources.☆73Updated last month
- ☆58Updated 5 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆21Updated 7 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated last week
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- The Sniper Multi-Core Simulator☆145Updated 10 months ago
- ☆60Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆16Updated 2 years ago
- CGRA framework with vectorization support.☆35Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- ☆34Updated 5 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 9 months ago