Errare-humanum-est / HeteroGenLinks
We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆20Updated 3 years ago
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below
Sorting:
- ☆91Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆25Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- ☆55Updated 3 months ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- The official repository for the gem5 resources sources.☆72Updated last month
- CGRA Compilation Framework☆84Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- agile hardware-software co-design☆48Updated 3 years ago
- CGRA framework with vectorization support.☆32Updated this week
- ☆17Updated 4 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 9 months ago
- gem5 repository to study chiplet-based systems☆75Updated 6 years ago
- ☆61Updated 2 years ago
- ☆59Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- Branch predictor simulation framework for the Last-Level Branch Predictor☆24Updated 10 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago