Errare-humanum-est / HeteroGen
We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆14Updated 2 years ago
Related projects: ⓘ
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆15Updated 2 years ago
- ☆21Updated 11 months ago
- EQueue Dialect☆38Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- ILA Model Database☆20Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- ☆83Updated 7 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 6 months ago
- Heterogeneous simulator for DECADES Project☆28Updated 3 months ago
- Artifact, reproducibility, and testing utilites for gem5☆19Updated 3 years ago
- agile hardware-software co-design☆42Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆51Updated 2 weeks ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- ☆15Updated 3 years ago
- A graph linear algebra overlay☆47Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆62Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆22Updated 4 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆43Updated 2 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆53Updated this week
- The official repository for the gem5 resources sources.☆54Updated this week
- A hardware synthesis framework with multi-level paradigm☆31Updated last year
- ☆25Updated 2 years ago
- ☆51Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆11Updated 2 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Updated last year