We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆22Jan 7, 2022Updated 4 years ago
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- yet another model checker☆26Oct 17, 2026Updated last week
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆16Jan 22, 2016Updated 10 years ago
- The official repository for the gem5 computer-system architecture simulator.☆16Sep 7, 2026Updated last month
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemC-Based Simulator for Early Exploration of Networks On-Chip☆13Oct 25, 2019Updated 7 years ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Jan 26, 2024Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- ☆14Sep 27, 2026Updated last month
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆25Feb 21, 2026Updated 8 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- gem5 configuration for intel's skylake micro-architecture☆55Jan 6, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Mar 3, 2022Updated 4 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆18Apr 14, 2023Updated 3 years ago
- ☆10Oct 15, 2026Updated 2 weeks ago
- ☆11Oct 16, 2026Updated last week
- ☆21Oct 17, 2025Updated last year
- MESIF cache coherency protocol for the GEM5 simulator☆15Jun 2, 2016Updated 10 years ago
- Auto Moew~☆10Jan 21, 2023Updated 3 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 4 years ago
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆16Mar 26, 2025Updated last year
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆19Dec 24, 2020Updated 5 years ago
- ☆21Dec 29, 2014Updated 11 years ago
- DalamudPlugins playground for DIP17☆10Sep 25, 2026Updated last month
- 基于 Whisper 语音识别 + AI分析的短视频提取工具。自动将长视频转语音、识别爆点片段、裁剪生成精彩集锦。适合内容创作者快速从长视频中提取高能时刻☆20Mar 5, 2026Updated 7 months ago
- A GPU cache model for research purposes☆32Nov 4, 2013Updated 12 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆22Nov 6, 2025Updated 11 months ago
- CXL Management Interface library☆28Aug 15, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆18Jul 30, 2023Updated 3 years ago
- CoreOS, Nvidia kernel module Dockerfile☆15Aug 20, 2015Updated 11 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆63Feb 12, 2024Updated 2 years ago
- "for each" constructs for C++11 that provide iteration over multiple containers at the same time (zipping, or parallel iteration -- not p…☆11Apr 3, 2020Updated 6 years ago
- ☆16Mar 18, 2025Updated last year
- ☆11Oct 20, 2022Updated 4 years ago
- parmetis 4.0.3☆10Jul 17, 2016Updated 10 years ago