Errare-humanum-est / HeteroGenView external linksLinks
We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆20Jan 7, 2022Updated 4 years ago
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below
Sorting:
- yet another model checker☆20Oct 8, 2025Updated 4 months ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- The official repository for the gem5 computer-system architecture simulator.☆14May 16, 2025Updated 8 months ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 3 years ago
- ☆14Dec 12, 2025Updated 2 months ago
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Dec 21, 2022Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Memory consistency model checking and test generation library.☆16Oct 14, 2016Updated 9 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Aug 3, 2025Updated 6 months ago
- ☆19Jul 12, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆20Oct 27, 2022Updated 3 years ago
- ☆25Aug 1, 2022Updated 3 years ago
- ☆64Dec 4, 2022Updated 3 years ago
- ☆13Jan 28, 2026Updated 2 weeks ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- A Terraria clone in Python, just for fun☆10Jun 7, 2020Updated 5 years ago
- Code for reproducing work of ICML 2019 paper: Memory-Optimal Direct Convolutions for Maximizing Classification Accuracy in Embedded Appli…☆12Jun 8, 2019Updated 6 years ago
- RISC-V architecture concurrency model litmus tests☆100Jan 21, 2026Updated 3 weeks ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- Accelerator Zoo☆19Oct 14, 2025Updated 4 months ago
- Translate a subset of C to Verilog☆11May 8, 2019Updated 6 years ago
- A linearizability checker for concurrent data structures☆12Aug 3, 2023Updated 2 years ago
- Sequence Planner☆12Nov 17, 2017Updated 8 years ago
- [ICLR 2026] FastCar☆16May 22, 2025Updated 8 months ago
- Controlled Invariant Sets in Two Moves☆14Dec 21, 2021Updated 4 years ago
- Transparent serialization of python plain-old-data classes☆12Aug 31, 2022Updated 3 years ago
- xDEVS: A cross-platform Discrete EVent System simulator☆14Nov 14, 2025Updated 3 months ago
- ☆40Apr 3, 2022Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 3 years ago
- ☆11Aug 23, 2023Updated 2 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- ☆12Feb 15, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- ☆48Dec 11, 2020Updated 5 years ago