We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆22Jan 7, 2022Updated 4 years ago
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- This GitHub repo contains the artifact for CPElide, which appears at MICRO '24☆17Sep 7, 2024Updated 2 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆25Feb 21, 2026Updated 7 months ago
- Loads and runs Linux RISC-V .elf files on Linux, MacOS, and Windows.☆16Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The official repository for the gem5 computer-system architecture simulator.☆16Sep 7, 2026Updated 2 weeks ago
- gups mirror☆12Oct 25, 2015Updated 10 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆15Jan 22, 2016Updated 10 years ago
- ☆19Oct 17, 2025Updated 11 months ago
- MESIF cache coherency protocol for the GEM5 simulator☆15Jun 2, 2016Updated 10 years ago
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 4 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆20Nov 6, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆13Sep 9, 2026Updated 2 weeks ago
- Benchmarking code for evaluating the cost of cache coherence protocols implemented on different platforms☆14Apr 13, 2021Updated 5 years ago
- ☆21Oct 27, 2022Updated 3 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- The Juice package for circuits in artificial intelligence, both logic and probabilistic☆12Mar 8, 2022Updated 4 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- arkit demo☆11Aug 20, 2018Updated 8 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- CoreOS, Nvidia kernel module Dockerfile☆15Aug 20, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- parmetis 4.0.3☆10Jul 17, 2016Updated 10 years ago
- Pragmatic models for generating and following instructions☆13Dec 22, 2019Updated 6 years ago
- ☆25Aug 1, 2022Updated 4 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆39Mar 30, 2022Updated 4 years ago
- Experimental port of ADEV to Julia☆11Nov 12, 2023Updated 2 years ago
- ☆65Dec 4, 2022Updated 3 years ago
- Douglas-Rachford Splitting for Optimal Transport☆12Oct 4, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SAGA: Scheduling Algorithms Gathered - collection of task graph scheduling algorithms for dispersed / distributed computing☆19Aug 26, 2026Updated 3 weeks ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- RISC-V architecture concurrency model litmus tests☆112May 20, 2026Updated 4 months ago
- ☆13Apr 17, 2025Updated last year
- Prompt format and padding guide for Llama 2☆11Sep 18, 2023Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 2 months ago
- C++17 implementation of einops for libtorch - clear and reliable tensor manipulations with einstein-like notation☆12Oct 16, 2023Updated 2 years ago