Errare-humanum-est / HeteroGenLinks
We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆20Updated 3 years ago
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below
Sorting:
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆80Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆106Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- ☆26Updated 2 years ago
- ☆61Updated last week
- EQueue Dialect☆41Updated 3 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- ☆61Updated 8 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- ☆60Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- The official repository for the gem5 resources sources.☆73Updated 3 weeks ago