Errare-humanum-est / HeteroGenLinks
We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop an automated tool, called HeteroGen, for composing clusters of cores, each with its own coherence protocol. Second, we show that the output of HeteroGen adheres to a precisely defined memory consistency model t…
☆20Updated 3 years ago
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below
Sorting:
- ☆108Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- agile hardware-software co-design☆52Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆43Updated 11 months ago
- CGRA Compilation Framework☆90Updated 2 years ago
- ☆26Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- ☆61Updated 9 months ago
- EQueue Dialect☆41Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆62Updated 2 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆41Updated 9 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- The Sniper Multi-Core Simulator☆162Updated 2 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- A DSL for Systolic Arrays☆83Updated 7 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year