Alternatives and similar repositories for sha256

Users that are interested in sha256 are comparing it to the libraries listed below

• secworks / aes
  Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…
  ☆389Updated 6 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆274Updated 5 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆442Updated 4 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆612Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆731Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆589Updated 6 months ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆386Updated 3 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆739Updated last week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆553Updated last month
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆279Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆678Updated 2 years ago
• chipsalliance / Cores-VeeR-EH2
  ☆245Updated 2 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆672Updated 2 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆662Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆899Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,120Updated 4 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆326Updated 10 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆311Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆531Updated last month
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆341Updated this week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆594Updated 2 months ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆591Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆953Updated 3 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆415Updated last week
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆348Updated 8 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,383Updated last week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆274Updated 3 weeks ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆600Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆298Updated this week
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆526Updated 2 years ago