Alternatives and similar repositories for sha256

Users that are interested in sha256 are comparing it to the libraries listed below

• secworks / aes
  Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…
  ☆414Updated last month
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆285Updated 5 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆632Updated 9 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆641Updated 3 weeks ago
• secworks / sha1
  Verilog implementation of the SHA-1 cryptgraphic hash function
  ☆57Updated 10 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆323Updated 2 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆457Updated 8 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆717Updated 2 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆574Updated 5 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆334Updated last year
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆466Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆706Updated this week
• chipsalliance / Cores-VeeR-EH2
  ☆258Updated 3 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆568Updated 3 months ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆355Updated 2 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆766Updated 4 months ago
• ucb-bar / berkeley-hardfloat
  ☆367Updated 4 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆759Updated this week
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆357Updated 8 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆405Updated 7 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆476Updated 3 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆681Updated 6 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆922Updated 2 years ago
• jamieiles / uart
  Verilog UART
  ☆192Updated 12 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆488Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆533Updated 11 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆699Updated 2 months ago
• Digilent / vivado-boards
  ☆485Updated 6 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆614Updated 7 years ago