Alternatives and similar repositories for sha256

Users that are interested in sha256 are comparing it to the libraries listed below

• secworks / aes
  Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…
  ☆358Updated last month
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆328Updated 8 years ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆543Updated 3 weeks ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆388Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆488Updated 3 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆317Updated 5 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,065Updated 3 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆533Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆618Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆302Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆555Updated last month
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆422Updated 2 months ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆324Updated 11 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆573Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆652Updated 6 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆454Updated 3 years ago
• chipsalliance / Cores-VeeR-EH2
  ☆234Updated 2 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆533Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆786Updated 3 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆633Updated 2 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆268Updated 4 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,272Updated last week
• SpinalHDL / NaxRiscv
  ☆284Updated 2 months ago
• ucb-bar / berkeley-hardfloat
  ☆324Updated 8 months ago
• Xilinx / XilinxBoardStore
  ☆286Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆702Updated 2 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,014Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆335Updated last year
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,282Updated last year