secworks / sha256Links
Hardware implementation of the SHA-256 cryptographic hash function
☆358Updated 2 months ago
Alternatives and similar repositories for sha256
Users that are interested in sha256 are comparing it to the libraries listed below
Sorting:
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆388Updated 5 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Bus bridges and other odds and ends☆588Updated 5 months ago
- synthesiseable ieee 754 floating point library in verilog☆670Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆605Updated last week
- A simple, basic, formally verified UART controller☆310Updated last year
- Verilog SDRAM memory controller☆343Updated 8 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆593Updated 7 years ago
- Build Customized FPGA Implementations for Vivado☆340Updated this week
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆520Updated 2 years ago
- Common SystemVerilog components☆658Updated this week
- Verilog UART☆506Updated 6 months ago
- SystemVerilog to Verilog conversion☆666Updated 3 months ago
- The OpenPiton Platform☆730Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆325Updated 9 months ago
- A Linux-capable RISC-V multicore for and by the world☆735Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆470Updated 2 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆512Updated 3 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆290Updated 11 years ago
- training labs and examples☆432Updated 3 years ago
- ☆297Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,120Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆531Updated 3 weeks ago
- Verilog AXI stream components for FPGA implementation☆830Updated 6 months ago
- RISC-V CPU Core☆380Updated 2 months ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year