Hardware implementation of the SHA-256 cryptographic hash function
☆370Dec 15, 2025Updated 2 months ago
Alternatives and similar repositories for sha256
Users that are interested in sha256 are comparing it to the libraries listed below
Sorting:
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆417Dec 29, 2025Updated 2 months ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆23May 18, 2018Updated 7 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated 10 months ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Dec 17, 2025Updated 2 months ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Jul 10, 2018Updated 7 years ago
- FPGA referrence implementation for aion equihash 2109☆16Aug 1, 2018Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆1,365May 16, 2022Updated 3 years ago
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 10 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 3 months ago
- An open source FPGA miner for Blakecoin☆52Sep 22, 2014Updated 11 years ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆24Feb 20, 2017Updated 9 years ago
- True Random Number Generator core implemented in Verilog.☆80Oct 8, 2020Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 11 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- Zcash FPGA acceleration engine☆132Sep 10, 2020Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- ☆27Feb 27, 2021Updated 5 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- ☆14Feb 14, 2022Updated 4 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Sep 8, 2020Updated 5 years ago
- Small footprint and configurable PCIe core☆663Feb 12, 2026Updated 2 weeks ago
- Hardware implementation of the blake2 hash function☆25Oct 8, 2020Updated 5 years ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated last month
- FPGA miner for OdoCrypt☆13Jul 25, 2019Updated 6 years ago
- ☆15May 17, 2025Updated 9 months ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- synthesiseable ieee 754 floating point library in verilog☆721Mar 13, 2023Updated 2 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 5 months ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- Very basic real time operating system for embedded systems...☆17Sep 19, 2020Updated 5 years ago