Alternatives and similar repositories for sha256

Users that are interested in sha256 are comparing it to the libraries listed below

• secworks / aes
  Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…
  ☆411Updated last month
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆284Updated 5 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆631Updated 9 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆456Updated 8 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆561Updated 3 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆641Updated last week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆321Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆700Updated last month
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆761Updated 4 months ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆566Updated 3 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆476Updated 2 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆681Updated 6 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆713Updated 2 years ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 6 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆571Updated 5 months ago
• secworks / sha1
  Verilog implementation of the SHA-1 cryptgraphic hash function
  ☆57Updated 9 months ago
• stremovsky / moneroasic
  Cryptonight Monero Verilog code for ASIC
  ☆20Updated 7 years ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆464Updated 2 weeks ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆355Updated last week
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆655Updated last week
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆355Updated 8 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆696Updated 2 months ago
• chipsalliance / Cores-VeeR-EH2
  ☆258Updated 3 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆405Updated 7 months ago
• Digilent / vivado-boards
  ☆485Updated 6 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆415Updated 7 years ago
• subbdue / systemverilog.io
  Code used in
  ☆201Updated 8 years ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆334Updated last year
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆486Updated last week