Hardware implementation of the SHA-256 cryptographic hash function
☆375Dec 15, 2025Updated 3 months ago
Alternatives and similar repositories for sha256
Users that are interested in sha256 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆426Dec 29, 2025Updated 3 months ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 7 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Jul 10, 2018Updated 7 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆1,370May 16, 2022Updated 3 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆22Dec 17, 2025Updated 3 months ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated 2 months ago
- Zcash FPGA acceleration engine☆133Sep 10, 2020Updated 5 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated 6 months ago
- An open source FPGA miner for Blakecoin☆52Sep 22, 2014Updated 11 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Oct 31, 2017Updated 8 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Sep 8, 2020Updated 5 years ago
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA referrence implementation for aion equihash 2109☆16Aug 1, 2018Updated 7 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆291Sep 22, 2014Updated 11 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 11 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- FPGA miner for OdoCrypt☆13Jul 25, 2019Updated 6 years ago
- NTS proof of concept in Python☆10Jan 1, 2023Updated 3 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 4 months ago
- ☆67Jan 1, 2022Updated 4 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Small footprint and configurable PCIe core☆679Apr 3, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,077Jun 27, 2024Updated last year
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Real time data acquisition based on the Lattice ICEstick hardware☆14Aug 12, 2017Updated 8 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- ☆15May 17, 2025Updated 10 months ago