secworks / sha256
Hardware implementation of the SHA-256 cryptographic hash function
☆316Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for sha256
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆337Updated 3 weeks ago
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- Bus bridges and other odds and ends☆487Updated 10 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆494Updated last month
- Common SystemVerilog components☆513Updated last week
- RISC-V CPU Core☆287Updated 5 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆259Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆740Updated 3 months ago
- Small footprint and configurable PCIe core☆479Updated last month
- A simple RISC-V processor for use in FPGA designs.☆263Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,202Updated this week
- Support for Rocket Chip on Zynq FPGAs☆395Updated 5 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆403Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆386Updated 2 weeks ago
- Verilog UART☆419Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,099Updated this week
- ☆255Updated 2 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆371Updated 2 weeks ago
- A DDR3 memory controller in Verilog for various FPGAs☆363Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆522Updated this week
- Verilog library for ASIC and FPGA designers☆1,183Updated 6 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆624Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆433Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆599Updated last week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆550Updated 3 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆269Updated 4 years ago
- synthesiseable ieee 754 floating point library in verilog☆528Updated last year
- SystemVerilog to Verilog conversion☆557Updated 2 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆549Updated 6 years ago
- Xilinx Tcl Store☆349Updated last week
- Build Customized FPGA Implementations for Vivado☆294Updated this week