Hardware implementation of the SHA-256 cryptographic hash function
☆395Dec 15, 2025Updated 10 months ago
Alternatives and similar repositories for sha256
Users that are interested in sha256 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆471Dec 29, 2025Updated 10 months ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 8 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- Verilog implementation of the SHA-512 hash function.☆47Jan 17, 2026Updated 9 months ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆1,386May 16, 2022Updated 4 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆23Dec 17, 2025Updated 10 months ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- An SHA-256 module implementation in VHDL. Based on NIST FIPS 180-4.☆16Sep 24, 2025Updated last year
- DE10 NANO SHA3-256 Proof of Work Miner☆14Sep 8, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆28Jul 10, 2018Updated 8 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- True Random Number Generator core implemented in Verilog.☆86Oct 8, 2020Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,395Sep 7, 2026Updated last month
- Zcash FPGA acceleration engine☆135Sep 10, 2020Updated 6 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 6 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 12 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,142Updated this week
- FPGA miner for OdoCrypt☆13Jul 25, 2019Updated 7 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆292Sep 22, 2014Updated 12 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆26Jan 13, 2021Updated 5 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- Small footprint and configurable PCIe core☆740Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- XTRX LiteX/LitePCIe based design for Julia Computing☆27Mar 11, 2024Updated 2 years ago
- An open source FPGA miner for Blakecoin☆53Sep 22, 2014Updated 12 years ago
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- NTS proof of concept in Python☆10Jan 1, 2023Updated 3 years ago
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- ☆66Jan 1, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,908Aug 25, 2026Updated 2 months ago