cliffordwolf / xbitmanipLinks
RISC-V XBitmanip Extension
☆26Updated 6 years ago
Alternatives and similar repositories for xbitmanip
Users that are interested in xbitmanip are comparing it to the libraries listed below
Sorting:
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A reimplementation of a tiny stack CPU☆83Updated last year
- A time-predictable processor for mixed-criticality systems☆58Updated 7 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆142Updated 3 weeks ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Zephyr port to riscv architecture☆24Updated 7 years ago
- ☆32Updated 7 years ago
- OmniXtend cache coherence protocol☆82Updated last week
- Yet Another RISC-V Implementation☆93Updated 9 months ago
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- ☆47Updated last month