cliffordwolf / xbitmanipLinks
RISC-V XBitmanip Extension
☆26Updated 6 years ago
Alternatives and similar repositories for xbitmanip
Users that are interested in xbitmanip are comparing it to the libraries listed below
Sorting:
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 6 months ago
- Open Processor Architecture☆26Updated 9 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- ☆31Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- A reimplementation of a tiny stack CPU☆83Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Updated 3 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- CHERI-RISC-V model written in Sail☆59Updated last month
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- ☆46Updated 3 weeks ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Lipsi: Probably the Smallest Processor in the World☆84Updated last year
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆83Updated 3 weeks ago
- OpenFPGA☆33Updated 7 years ago