cliffordwolf / xbitmanipLinks
RISC-V XBitmanip Extension
☆25Updated 6 years ago
Alternatives and similar repositories for xbitmanip
Users that are interested in xbitmanip are comparing it to the libraries listed below
Sorting:
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- Main page☆128Updated 5 years ago
- OpenFPGA☆33Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- ☆63Updated 6 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago