RISC-V XBitmanip Extension
☆24Mar 22, 2019Updated 7 years ago
Alternatives and similar repositories for xbitmanip
Users that are interested in xbitmanip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated last month
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 2 weeks ago
- Functional Reactive Programming for .NET and XAML/WPF☆12Dec 24, 2016Updated 9 years ago
- The RISC-V External Debug Security Specification☆20Jun 3, 2026Updated last week
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Board repository for the Arty Z7☆14Aug 21, 2017Updated 8 years ago
- Zephyr port to riscv architecture☆23Jul 13, 2017Updated 8 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- A Bazel workspace for embedded systems☆12May 12, 2018Updated 8 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆111Oct 19, 2018Updated 7 years ago
- Simple 6502 system on a ULX3S FPGA board☆19Feb 26, 2020Updated 6 years ago
- ☆26Feb 15, 2025Updated last year
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- 全方位控诉Windows的使用和开发体验☆12Jun 30, 2020Updated 5 years ago
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- ☆22Mar 1, 2026Updated 3 months ago
- 🤖 A telegram bot to monitor Tsinghua web learning and push new updates to user in Telegram.☆12Mar 20, 2026Updated 2 months ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- MDX — A bare-metal / RTOS framework☆29Apr 10, 2026Updated 2 months ago
- A formalization of Pure Type Systems (PTS) in Agda☆28Jul 3, 2025Updated 11 months ago
- A Cargo subcommand for working with feL4 projects.☆52Jun 5, 2018Updated 8 years ago
- FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al.☆29Dec 10, 2015Updated 10 years ago
- Xen hypercall and interfaces in Rust☆19Jan 14, 2025Updated last year
- HW: A beermat-sized PCB with FPGA, SDRAM, Hi-Speed USB & 50 FPGA I/Os☆32Mar 3, 2014Updated 12 years ago
- The Rumprun unikernel and toolchain for various platforms☆11Mar 31, 2026Updated 2 months ago
- 珠海杰理AC632N系列芯片研究☆37Jan 20, 2022Updated 4 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An experimental modular OS written in Rust.☆12Jul 19, 2024Updated last year
- A Linux Kernel that can be booted on GoPro Hero4 (Silver) cameras, with framebuffer support.☆10May 18, 2016Updated 10 years ago
- Generic parse tree, configurable lexer, `lemon` parser generator, wrapped for C++17 and Python 3.☆15Apr 26, 2021Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆40Jan 13, 2023Updated 3 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11May 20, 2022Updated 4 years ago
- A Rust-based Unikernel Enhancing Reliability and Efficiency of Embedded Systems.☆12Jun 28, 2024Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago