RISC-V XBitmanip Extension
☆24Mar 22, 2019Updated 7 years ago
Alternatives and similar repositories for xbitmanip
Users that are interested in xbitmanip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated 2 years ago
- The RISC-V External Debug Security Specification☆20Apr 28, 2026Updated last week
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 9 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SDSoC platforms for Digilent Zynq boards☆11Mar 2, 2017Updated 9 years ago
- Zephyr port to riscv architecture☆23Jul 13, 2017Updated 8 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- A Bazel workspace for embedded systems☆12May 12, 2018Updated 7 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- WIP☆10Apr 11, 2021Updated 5 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple 6502 system on a ULX3S FPGA board☆18Feb 26, 2020Updated 6 years ago
- ☆26Feb 15, 2025Updated last year
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- 全方位控诉Windows的使用和开发体验