RISC-V XBitmanip Extension
☆24Mar 22, 2019Updated 7 years ago
Alternatives and similar repositories for xbitmanip
Users that are interested in xbitmanip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated last month
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- The RISC-V External Debug Security Specification☆20Updated this week
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14May 22, 2016Updated 10 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Board repository for the Arty Z7☆14Aug 21, 2017Updated 8 years ago
- SDSoC platforms for Digilent Zynq boards☆11Mar 2, 2017Updated 9 years ago
- Zephyr port to riscv architecture☆23Jul 13, 2017Updated 9 years ago
- A Bazel workspace for embedded systems☆12May 12, 2018Updated 8 years ago
- A universe of scope- and type-safe syntaxes (syntices?). Includes generic implementation of type-preserving renaming/substitution with al…☆16Dec 10, 2017Updated 8 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆26Feb 15, 2025Updated last year
- Simple 6502 system on a ULX3S FPGA board☆19Feb 26, 2020Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- Accessing Agda's interaction mode via command line & external tactic for Agda.☆28Nov 12, 2025Updated 8 months ago
- 全方位控诉Windows的使用和开发体验☆12Jun 30, 2020Updated 6 years ago
- 🤖 A telegram bot to monitor Tsinghua web learning and push new updates to user in Telegram.☆11Mar 20, 2026Updated 4 months ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- ☆22Mar 1, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 珠海杰理AC632N系列芯片研究☆38Jan 20, 2022Updated 4 years ago
- MDX — A bare-metal / RTOS framework☆29Apr 10, 2026Updated 3 months ago
- FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al.☆29Dec 10, 2015Updated 10 years ago
- gcc+newlib and gcc+glibc toolchains☆17Apr 12, 2019Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- HW: A beermat-sized PCB with FPGA, SDRAM, Hi-Speed USB & 50 FPGA I/Os☆32Mar 3, 2014Updated 12 years ago
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- Generic parse tree, configurable lexer, `lemon` parser generator, wrapped for C++17 and Python 3.☆15Apr 26, 2021Updated 5 years ago
- The Rumprun unikernel and toolchain for various platforms☆11Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An experimental modular OS written in Rust.☆12Jul 19, 2024Updated 2 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆40Jan 13, 2023Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- jie.ac.cn 中国杰学院☆11Jun 27, 2023Updated 3 years ago
- A compiler for a Standard-ML like language that generates code suitable for embedded computers.☆11Jul 10, 2023Updated 3 years ago