cliffordwolf / xbitmanip
RISC-V XBitmanip Extension
☆27Updated 5 years ago
Alternatives and similar repositories for xbitmanip:
Users that are interested in xbitmanip are comparing it to the libraries listed below
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Open Processor Architecture☆26Updated 8 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 4 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆139Updated 3 weeks ago
- A Verilog Synthesis Regression Test☆37Updated 11 months ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Updated 6 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 7 years ago
- Yet Another RISC-V Implementation☆89Updated 5 months ago
- OpenFPGA☆33Updated 7 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆27Updated 3 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- ☆45Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆169Updated 7 months ago
- Mutation Cover with Yosys (MCY)☆80Updated this week
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- Zephyr port to riscv architecture☆24Updated 7 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆29Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆99Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆72Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆116Updated 8 years ago
- RISC-V BSV Specification☆19Updated 5 years ago