sarvl / 16b3x

Related projects ⓘ

Alternatives and complementary repositories for 16b3x

• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆95Updated 8 months ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆170Updated last year
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆24Updated 6 months ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆130Updated 3 weeks ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆40Updated 2 years ago
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆60Updated last month
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆67Updated this week
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆52Updated 5 years ago
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆44Updated last year
• sylefeb / tinygpus
  TinyGPUs, making graphics hardware for 1990s games
  ☆95Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆203Updated 6 months ago
• wallento / riscv-python-model
  Python Model of the RISC-V ISA
  ☆47Updated 2 years ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆47Updated 11 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆62Updated this week
• ecilasun / tinysys
  A tiny system built on a small QMTECH board
  ☆90Updated this week
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆89Updated last year
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆89Updated 3 years ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆90Updated 2 years ago
• cr88192 / bgbtech_btsr1arch
  BtSR1 and BJX2 ISA / CPU Architecture
  ☆24Updated this week
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆36Updated 6 months ago
• ultraembedded / core_uriscv
  Another tiny RISC-V implementation
  ☆52Updated 3 years ago
• sifive / elf2hex
  Converts ELF files to HEX files that are suitable for Verilog's readmemh.
  ☆81Updated 2 years ago
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆60Updated 5 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆36Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆130Updated last week
• aignacio / nox
  RISC-V Nox core
  ☆61Updated 3 months ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆61Updated last year
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆59Updated last year
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆84Updated 5 years ago