kmursi / ML_Attack_XOR_PUF
The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of challenge-response-pair and short computation time.
☆16Updated 4 years ago
Alternatives and similar repositories for ML_Attack_XOR_PUF:
Users that are interested in ML_Attack_XOR_PUF are comparing it to the libraries listed below
- Python Code and Dataset for different PUFs☆16Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆14Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆48Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- Ring Oscillator Physically Unclonable Funtion☆20Updated 3 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆10Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- ☆13Updated 9 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 4 months ago
- Cryptographic Key Generation from PUF Data☆20Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- ☆21Updated 8 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆17Updated 2 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 4 years ago
- Implemented The UART with FIFO☆13Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆48Updated 7 years ago
- AES hardware engine for Xilinx Zynq platform☆30Updated 3 years ago
- A series of mainstream machine learning algorithms implement on FPGA.☆13Updated 3 years ago
- C++ and Verilog to implement AES128☆21Updated 6 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 7 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆15Updated 2 years ago
- ☆21Updated 6 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆19Updated 7 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆9Updated 4 months ago