kmursi / ML_Attack_XOR_PUFLinks
The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of challenge-response-pair and short computation time.
☆18Updated 5 years ago
Alternatives and similar repositories for ML_Attack_XOR_PUF
Users that are interested in ML_Attack_XOR_PUF are comparing it to the libraries listed below
Sorting:
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆16Updated 2 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Python Code and Dataset for different PUFs☆18Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Defense/Attack PUF Library (DA PUF Library)☆52Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆25Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆35Updated last year
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆37Updated this week
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆18Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- ☆13Updated 10 years ago
- C++ and Verilog to implement AES128☆22Updated 7 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆35Updated 11 years ago
- Repository to store all design and testbench files for Senior Design☆20Updated 5 years ago
- ☆24Updated 3 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆66Updated 2 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Updated 11 months ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Updated 5 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- FPGA Design of a Spiking Neural Network.☆43Updated last year
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆24Updated 3 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 7 years ago
- Configurable AES-GCM IP (128, 192, 256 bits)☆39Updated 2 months ago