kmursi / ML_Attack_XOR_PUFLinks
The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of challenge-response-pair and short computation time.
☆17Updated 4 years ago
Alternatives and similar repositories for ML_Attack_XOR_PUF
Users that are interested in ML_Attack_XOR_PUF are comparing it to the libraries listed below
Sorting:
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆16Updated 2 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- Python Code and Dataset for different PUFs☆18Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 9 months ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- AES hardware engine for Xilinx Zynq platform☆32Updated 4 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 2 years ago
- C++ and Verilog to implement AES128☆22Updated 7 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆24Updated 3 years ago
- Configurable AES-GCM IP (128, 192, 256 bits)☆36Updated last week
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆61Updated 2 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Updated 4 years ago
- ☆24Updated 3 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- ☆59Updated 4 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Parametric NTT/INTT Hardware Generator☆73Updated 4 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago