kmursi / ML_Attack_XOR_PUFLinks
The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of challenge-response-pair and short computation time.
☆20Updated 5 years ago
Alternatives and similar repositories for ML_Attack_XOR_PUF
Users that are interested in ML_Attack_XOR_PUF are comparing it to the libraries listed below
Sorting:
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18Updated 2 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Updated 8 years ago
- Ring Oscillator Physically Unclonable Funtion☆26Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Updated last year
- C++ and Verilog to implement AES128☆24Updated 7 years ago
- ☆22Updated last year
- Advanced encryption standard implementation in verilog.☆31Updated 3 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆41Updated 8 years ago
- Senior Design Project at UW-Madison ECE☆19Updated 2 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 6 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Updated 5 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆25Updated 3 years ago
- Python Code and Dataset for different PUFs☆19Updated 4 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆40Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated last year
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Defense/Attack PUF Library (DA PUF Library)☆55Updated 5 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 3 years ago
- Verilog based BCH encoder/decoder☆131Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆68Updated 9 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆60Updated 2 years ago
- True Random Number Generator core implemented in Verilog.☆79Updated 5 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆43Updated this week
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Updated 11 years ago
- ☆59Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆75Updated 3 years ago