adamwalker / clash-utils
A collection of reusable Clash designs/examples
☆49Updated 11 months ago
Alternatives and similar repositories for clash-utils:
Users that are interested in clash-utils are comparing it to the libraries listed below
- A RiscV processor implementing the RV32I instruction set written in Clash☆51Updated 6 years ago
- Haskell library for hardware description☆101Updated last month
- ☆27Updated 3 years ago
- Generate interface between Clash and Verilator☆22Updated 8 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆69Updated 2 years ago
- Formal specification of RISC-V Instruction Set☆98Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆160Updated last year
- Projects to get started with Clash☆26Updated 2 weeks ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆145Updated 3 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- ☆17Updated this week
- Galois RISC-V ISA Formal Tools☆55Updated last year
- A Clash playground/starter kit, using Nix☆35Updated 5 years ago
- On going experiments with Clash☆22Updated 9 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆25Updated 2 years ago
- ☆21Updated 9 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- RISC-V Specification in Coq☆111Updated 5 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆123Updated 2 years ago
- Kansas Lava☆46Updated 5 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- A Haskell to HDL (Verilog/VHDL) Compiler☆25Updated 11 months ago
- Time-sensitive affine types for predictable hardware generation☆138Updated 6 months ago
- a battery-included library for dataflow protocols☆20Updated this week
- A core language for rule-based hardware design 🦑☆146Updated 3 months ago
- Verilog development and verification project for HOL4☆24Updated 2 months ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 3 years ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆45Updated 3 years ago
- CLaSH prelude library containing datatypes and functions for circuit design☆31Updated 6 years ago