adamwalker / clash-utilsLinks
A collection of reusable Clash designs/examples
☆51Updated last year
Alternatives and similar repositories for clash-utils
Users that are interested in clash-utils are comparing it to the libraries listed below
Sorting:
- Haskell library for hardware description☆103Updated 6 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Projects to get started with Clash☆28Updated 5 months ago
- Generate interface between Clash and Verilator☆22Updated last year
- ☆29Updated 4 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆73Updated 2 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- On going experiments with Clash☆22Updated 9 years ago
- A Clash playground/starter kit, using Nix☆35Updated 6 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆154Updated 8 months ago
- ☆19Updated this week
- A formal semantics of the RISC-V ISA in Haskell☆165Updated last year
- Where Lions Roam: Haskell & Hardware on VELDT☆22Updated last year
- ☆21Updated 9 years ago
- Galois RISC-V ISA Formal Tools☆58Updated 2 months ago
- Library code for upcoming RetroClash book☆9Updated 3 months ago
- ☆16Updated last year
- Kansas Lava☆47Updated 5 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆27Updated 2 years ago
- a battery-included library for dataflow protocols☆21Updated 2 weeks ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- Main page☆126Updated 5 years ago
- A core language for rule-based hardware design 🦑☆154Updated 7 months ago
- A special-purpose processor for pure, non-strict functional languages☆28Updated 4 months ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆47Updated 3 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- Arty FPGA board starter project☆11Updated 2 years ago