A collection of reusable Clash designs/examples
☆53Jan 28, 2024Updated 2 years ago
Alternatives and similar repositories for clash-utils
Users that are interested in clash-utils are comparing it to the libraries listed below
Sorting:
- Generate interface between Clash and Verilator☆23Dec 22, 2025Updated 2 months ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago
- This project is a conversion of the source code from VHDL BY EXAMPLE by Blaine C. Readler, and some slightly modfied examples from the C…☆10Sep 4, 2017Updated 8 years ago
- A networked FPGA key-value store written in Clash☆30Apr 1, 2024Updated last year
- A programming tool for the iCE40 FPGA evaluation boards.☆13Jun 5, 2024Updated last year
- Projects to get started with Clash☆32Jan 14, 2026Updated last month
- A Clash playground/starter kit, using Nix☆36Feb 8, 2019Updated 7 years ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,585Updated this week
- Synchronous Message Exchange☆11Feb 3, 2026Updated last month
- A plugin for circuit notation☆12Aug 8, 2025Updated 6 months ago
- ☆17Jan 6, 2024Updated 2 years ago
- ☆30Mar 2, 2021Updated 5 years ago
- CLaSH prelude library containing datatypes and functions for circuit design☆31Sep 6, 2018Updated 7 years ago
- A library of components for RISC-V implementations in Haskell CLaSH☆13Mar 24, 2017Updated 8 years ago
- Clear to write, read and edit DSL for writing SVG, base on lucid☆12Aug 1, 2023Updated 2 years ago
- Where Lions Roam: RISC-V on the VELDT☆265Dec 15, 2025Updated 2 months ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- From Haskell to Hardware via CCCs☆58Jun 22, 2016Updated 9 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated 2 weeks ago
- ☆21Feb 20, 2026Updated last week
- Forth for the J1-CPU☆18Mar 13, 2017Updated 8 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Nov 24, 2022Updated 3 years ago
- Where Lions Roam: Haskell & Hardware on VELDT☆22Dec 15, 2025Updated 2 months ago
- Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH☆50Dec 4, 2022Updated 3 years ago
- Clash implementation of the Compucolor II home computer☆32Nov 6, 2021Updated 4 years ago
- Cλash/Haskell FPGA-based SKI calculus evaluator☆51Jan 9, 2016Updated 10 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 6 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- 🔁 elastic circuit toolchain☆32Dec 2, 2024Updated last year
- Superscalar RISC-V processor written in Clash.☆35Aug 23, 2022Updated 3 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆128May 19, 2022Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- Vain Font☆10Feb 5, 2017Updated 9 years ago
- Forth clone in Haskell☆33Jun 14, 2017Updated 8 years ago
- Source code for 'Dynamical Systems with Applications using MATLAB®, 2ed' by Stephen Lynch http://www.springer.com/book/9783319068190☆33Sep 23, 2020Updated 5 years ago
- Kansas Lava☆50Oct 6, 2019Updated 6 years ago
- Crowdsourced Database in Response to Thailand Flood Crisis of 2011☆14Nov 15, 2011Updated 14 years ago
- FeelElec (FeelTech) FY6800 serial communication protocol library written in python for the FY6800 arbitrary waveform generator.☆10Feb 25, 2019Updated 7 years ago
- 🧠 A sample app to integrate react-native and open ai☆11Jan 1, 2023Updated 3 years ago