adamwalker / clash-utilsLinks
A collection of reusable Clash designs/examples
☆53Updated last year
Alternatives and similar repositories for clash-utils
Users that are interested in clash-utils are comparing it to the libraries listed below
Sorting:
- Haskell library for hardware description☆104Updated 3 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆56Updated 7 years ago
- Projects to get started with Clash☆32Updated last month
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆76Updated 3 years ago
- Generate interface between Clash and Verilator☆22Updated last year
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- ☆30Updated 4 years ago
- ☆21Updated 10 years ago
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated 3 weeks ago
- Galois RISC-V ISA Formal Tools☆61Updated 4 months ago
- On going experiments with Clash☆22Updated 10 years ago
- Kansas Lava☆50Updated 6 years ago
- ☆22Updated this week
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 months ago
- ☆17Updated last year
- A Clash playground/starter kit, using Nix☆36Updated 6 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated last month
- A core language for rule-based hardware design 🦑☆166Updated this week
- a battery-included library for dataflow protocols☆22Updated 2 weeks ago
- Main page☆128Updated 5 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆28Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆147Updated last month
- Library code for upcoming RetroClash book☆10Updated 9 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆47Updated 4 years ago
- A generic test bench written in Bluespec☆56Updated 4 years ago
- Verilog development and verification project for HOL4☆27Updated 7 months ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆13Updated 8 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆13Updated 9 years ago