Alternatives and similar repositories for clash-utils

Users that are interested in clash-utils are comparing it to the libraries listed below

• blarney-lang / blarney
  Haskell library for hardware description
  ☆106Updated 5 months ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆56Updated 7 years ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆77Updated 3 years ago
• christiaanb / contranomy
  ☆30Updated 4 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆23Updated last month
• clash-lang / clash-starters
  Projects to get started with Clash
  ☆32Updated 3 weeks ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆101Updated 5 years ago
• polygonhell / Clash6502
  On going experiments with Clash
  ☆22Updated 10 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆172Updated 2 years ago
• braibant / Synthesis
  ☆21Updated 10 years ago
• bittide / bittide-hardware
  ☆23Updated last week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆164Updated 2 months ago
• thoughtpolice / clash-playground
  A Clash playground/starter kit, using Nix
  ☆36Updated 7 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆62Updated 5 months ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 4 months ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆57Updated 5 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆171Updated last month
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆38Updated 3 weeks ago
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆28Updated 3 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆28Updated 9 months ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆50Updated 6 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆128Updated 3 years ago
• BSVLang / Main
  Main page
  ☆129Updated 5 years ago
• expipiplus1 / clash-wavedrom
  ☆17Updated 2 years ago
• gergoerdi / retroclash-lib
  Library code for upcoming RetroClash book
  ☆10Updated 11 months ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆14Updated 9 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆148Updated last month
• clash-lang / clash-protocols
  a battery-included library for dataflow protocols
  ☆24Updated last week
• rsnikhil / goParseBSV
  A standalone parser for BSV (Bluespec SystemVerilog) written in Go
  ☆14Updated 9 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago