adamwalker / clash-utils
A collection of reusable Clash designs/examples
☆49Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for clash-utils
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- Haskell library for hardware description☆98Updated last month
- ☆27Updated 3 years ago
- Generate interface between Clash and Verilator☆22Updated 7 months ago
- Projects to get started with Clash☆26Updated 9 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆66Updated last year
- A Clash playground/starter kit, using Nix☆35Updated 5 years ago
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- ☆21Updated 9 years ago
- On going experiments with Clash☆22Updated 9 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- ☆17Updated this week
- A formal semantics of the RISC-V ISA in Haskell☆156Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated last month
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- Galois RISC-V ISA Formal Tools☆56Updated 10 months ago
- ☆14Updated 10 months ago
- Kansas Lava☆47Updated 5 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆25Updated last year
- a battery-included library for dataflow protocols☆19Updated this week
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆45Updated 3 years ago
- A Haskell to HDL (Verilog/VHDL) Compiler☆24Updated 9 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Verilog development and verification project for HOL4☆24Updated 2 weeks ago
- A core language for rule-based hardware design 🦑☆140Updated last month
- A Verilog parser for Haskell.☆33Updated 3 years ago
- Main page☆125Updated 4 years ago
- A special-purpose processor for pure, non-strict functional languages☆21Updated 3 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago