adamwalker / clash-riscv
A RiscV processor implementing the RV32I instruction set written in Clash
☆53Updated 7 years ago
Alternatives and similar repositories for clash-riscv
Users that are interested in clash-riscv are comparing it to the libraries listed below
Sorting:
- Haskell library for hardware description☆103Updated 5 months ago
- A collection of reusable Clash designs/examples☆50Updated last year
- Generate interface between Clash and Verilator☆22Updated last year
- ☆29Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- Galois RISC-V ISA Formal Tools☆58Updated last month
- A formal semantics of the RISC-V ISA in Haskell☆163Updated last year
- ☆21Updated 9 years ago
- ☆19Updated this week
- Kansas Lava☆47Updated 5 years ago
- On going experiments with Clash☆22Updated 9 years ago
- A special-purpose processor for pure, non-strict functional languages☆28Updated 4 months ago
- A Clash playground/starter kit, using Nix☆35Updated 6 years ago
- ☆16Updated last year
- Projects to get started with Clash☆28Updated 4 months ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆45Updated 3 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆73Updated 2 years ago
- From Haskell to Hardware via CCCs☆58Updated 8 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆152Updated 7 months ago
- a battery-included library for dataflow protocols☆21Updated this week
- Library code for upcoming RetroClash book☆9Updated 2 months ago
- CLaSH prelude library containing datatypes and functions for circuit design☆31Updated 6 years ago
- embedding MLIR in LEAN☆47Updated 10 months ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆55Updated 3 years ago
- Verilog development and verification project for HOL4☆26Updated 2 weeks ago
- Agda category theory library for denotational design☆50Updated 11 months ago
- 32-bit RISC-V Emulator☆24Updated 6 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- Cλash/Haskell FPGA-based SKI calculus evaluator☆49Updated 9 years ago