Alternatives and similar repositories for chipon

Users that are interested in chipon are comparing it to the libraries listed below

• cornell-zhang / allo
  Allo Accelerator Design and Programming Framework (PLDI'24)
  ☆343Updated last week
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆44Updated last year
• intel / fpga-npu
  ☆240Updated last year
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆77Updated 3 weeks ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆162Updated last year
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆131Updated last year
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆237Updated 11 months ago
• vortexgpgpu / vortex_tutorials
  ☆212Updated this week
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆198Updated this week
• SpinalHDL / NaxRiscv
  ☆306Updated 2 weeks ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆89Updated last year
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆131Updated 4 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆226Updated 3 weeks ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆200Updated last week
• ucsc-vama / essent
  high-performance RTL simulator
  ☆186Updated last year
• pnnl / OpenCGRA
  OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
  ☆167Updated 2 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆223Updated last week
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆154Updated 3 years ago
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆123Updated 3 weeks ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆157Updated last week
• chipsalliance / t1
  ☆308Updated this week
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆91Updated 4 months ago
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆79Updated last month
• ucb-bar / berkeley-hardfloat
  ☆367Updated 5 months ago
• pulp-platform / pulp-trainlib
  Floating-Point Optimized On-Device Learning Library for the PULP Platform.
  ☆40Updated 2 months ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆104Updated 3 weeks ago
• ucb-bar / Baremetal-NN
  Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.
  ☆45Updated 5 months ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆62Updated 4 years ago
• pulp-platform / Deeploy
  DNN Compiler for Heterogeneous SoCs
  ☆60Updated this week
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆288Updated last year