PyTorch to Verilog transpiler
☆24Mar 17, 2024Updated 2 years ago
Alternatives and similar repositories for chipon
Users that are interested in chipon are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Rust-based Unikernel Enhancing Reliability and Efficiency of Embedded Systems.☆11Jun 28, 2024Updated last year
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- Computer Graphics Course (COMP130018.01, 2023 Spring) Project of Fudan University.☆14Aug 4, 2023Updated 2 years ago
- ☆19Jun 23, 2025Updated 11 months ago
- ☆40Jun 3, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Jan 20, 2024Updated 2 years ago
- ☆13Jun 6, 2024Updated last year
- A simple UI library for SFML☆14Dec 31, 2014Updated 11 years ago
- ☆43May 26, 2018Updated 8 years ago
- The non-user-of-rawdraw-facing side of rawdraw.☆12Jan 12, 2021Updated 5 years ago
- Document parameters using comments☆10Aug 6, 2021Updated 4 years ago
- Next generation of Open Tree Hole written in go☆52May 7, 2026Updated 2 weeks ago
- Snake. Using SFML.☆10Nov 25, 2017Updated 8 years ago
- An easy way to start a python programming environment using GitHub Codespaces.☆15Sep 9, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A teaching operating system on raspberry pi 3/4 ported from xv6☆17Feb 25, 2022Updated 4 years ago
- Alliance VLSI CAD Tools (LIP6)☆22Dec 11, 2025Updated 5 months ago
- LaTeX Template for Fudan University School of Computer Science 2024☆11May 21, 2024Updated 2 years ago
- Simulating Verilog designs on a microcontroller☆14Sep 13, 2022Updated 3 years ago
- Flexible memory allocation tool for multi-tiered memory systems☆13Jan 7, 2026Updated 4 months ago
- Nex General Agentic Data Pipeline, an end-to-end pipeline for generating high-quality agentic training data.☆33Nov 19, 2025Updated 6 months ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- SwingWT is a 100% pure Java library which aims to be a free implementation of Swing and AWT. Unlike Swing, it drives native peer widgets …☆11Feb 6, 2013Updated 13 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Linux kernel hooking library☆21May 23, 2020Updated 6 years ago
- Cluster simulator with far memory☆12Apr 28, 2020Updated 6 years ago
- ☆13Jan 7, 2025Updated last year
- RP2040 emulating a GBA cartridge☆15Jun 17, 2025Updated 11 months ago
- ☆24Dec 11, 2024Updated last year
- C++20实现快速傅立叶变换 C++20 implements fast Fourier transform☆16Feb 6, 2022Updated 4 years ago
- This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …☆17Apr 1, 2025Updated last year
- blogs about Coimpiler & Virtual Machine☆12Jun 15, 2025Updated 11 months ago
- Static analysis tool using Clang libraries designed for use with Colobot☆11Feb 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CATransformers is a framework for joint neural network and hardware architecture search.☆23Mar 17, 2026Updated 2 months ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆37Jun 18, 2025Updated 11 months ago
- [ICML 2026] PluRel: Synthetic Data unlocks Scaling Laws for Relational Foundation Models☆57May 18, 2026Updated last week
- Fictiv Open Source Motorcycle☆20Sep 3, 2022Updated 3 years ago
- ☆22Updated this week
- SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.☆11Jan 15, 2022Updated 4 years ago
- Rust implementation of Needleman-Wunsch & Smith-Waterman sequence alignment☆22Jun 25, 2025Updated 11 months ago