Alternatives and similar repositories for chipon

Users that are interested in chipon are comparing it to the libraries listed below

• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆126Updated last year
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆36Updated last month
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆166Updated this week
• cornell-zhang / allo
  Allo: A Programming Model for Composable Accelerator Design
  ☆235Updated last week
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆148Updated 3 months ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆47Updated last week
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆35Updated 4 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆147Updated last year
• SeoLabCornell / torch2chip
  Torch2Chip (MLSys, 2024)
  ☆51Updated 2 months ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆48Updated last year
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆56Updated 3 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆147Updated 2 years ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆98Updated last month
• actlab-genesys / GeneSys
  An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.
  ☆53Updated 2 months ago
• pku-liang / TENET
  An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…
  ☆85Updated last year
• 0xD0GF00D / DocumentSASS
  Unofficial description of the CUDA assembly (SASS) instruction sets.
  ☆94Updated 2 months ago
• CRAFT-THU / ActiveN
  RISC-V-based many-core neuromorphic architecture
  ☆12Updated 8 months ago
• Yongqi-Zhuo / triton-tvm
  Triton to TVM transpiler.
  ☆19Updated 7 months ago
• space-mit / riscv-ime-extension-spec
  Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…
  ☆61Updated 9 months ago
• IPRC-ICT / Heron
  Heron: Automatically Constrained High-Performance Library Generation for Deep Learning Accelerators
  ☆21Updated last year
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆51Updated 3 years ago
• kazutomo / Chisel-MatMul
  ☆16Updated 2 months ago
• NamanMakkar / ECE5545-ML-Hardware-Systems
  This repo contains the Assignments from Cornell Tech's ECE 5545 - Machine Learning Hardware and Systems offered in Spring 2023
  ☆31Updated 2 years ago
• HLSTransform / submission
  ☆91Updated last year
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆84Updated last week
• tsinghua-ideal / Canvas
  Canvas: End-to-End Kernel Architecture Search in Neural Networks
  ☆26Updated 6 months ago
• arc-research-lab / CHARM
  CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
  ☆143Updated this week
• pulp-platform / ITA
  ☆47Updated last month
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆24Updated last year
• PrincetonUniversity / muchiSim
  Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…
  ☆68Updated 11 months ago