0xD0GF00D / DocumentSASS
Unofficial description of the CUDA assembly (SASS) instruction sets.
☆60Updated 4 months ago
Alternatives and similar repositories for DocumentSASS:
Users that are interested in DocumentSASS are comparing it to the libraries listed below
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆130Updated this week
- CudaPAD is a PTX/SASS viewer for NVIDIA Cuda kernels and provides an on-the-fly view of the assembly.☆115Updated 2 years ago
- TPP experimentation on MLIR for linear algebra☆120Updated last week
- ☆89Updated 10 months ago
- ☆43Updated 4 years ago
- Dissecting NVIDIA GPU Architecture☆88Updated 2 years ago
- Assembler for NVIDIA Volta and Turing GPUs☆214Updated 3 years ago
- ☆51Updated 5 years ago
- ☆137Updated this week
- ☆235Updated 2 weeks ago
- An unofficial cuda assembler, for all generations of SASS, hopefully :)☆449Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆108Updated last year
- assembler for NVIDIA FERMI. Imported from Google Code☆72Updated 9 years ago
- MLIR Sample dialect☆114Updated 2 weeks ago
- A tool for generating information about the matrix multiplication instructions in AMD Radeon™ and AMD Instinct™ accelerators☆76Updated last year
- Assembler and Decompiler for NVIDIA (Maxwell Pascal Volta Turing Ampere) GPUs.☆76Updated 2 years ago
- ☆33Updated 2 years ago
- GPU Performance Advisor☆64Updated 2 years ago
- A highly-flexible GPU simulator for AMD GPUs.☆123Updated this week
- IREE's PyTorch Frontend, based on Torch Dynamo.☆71Updated this week
- MatMul Performance Benchmarks for a Single CPU Core comparing both hand engineered and codegen kernels.☆128Updated last year
- amdgpu example code in hip/asm☆28Updated 2 weeks ago
- MLIR-based toolkit targeting intel heterogeneous hardware☆38Updated this week
- ☆90Updated this week
- Conversions to MLIR EmitC☆126Updated 2 months ago
- GVProf: A Value Profiler for GPU-based Clusters☆49Updated 11 months ago
- Benchmark for measuring the performance of sparse and irregular memory access.☆76Updated 2 weeks ago
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆82Updated this week
- MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com☆38Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆36Updated 3 years ago