Unofficial description of the CUDA assembly (SASS) instruction sets.
☆217Jul 18, 2025Updated 10 months ago
Alternatives and similar repositories for DocumentSASS
Users that are interested in DocumentSASS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An unofficial cuda assembler, for all generations of SASS, hopefully ：）☆595Apr 20, 2023Updated 3 years ago
- NVidia sass disassembler/inline patcher☆85Updated this week
- ☆37Aug 7, 2025Updated 10 months ago
- An experimental communicating attention kernel based on DeepEP.☆34Jul 29, 2025Updated 10 months ago
- ☆191May 7, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DeeperGEMM: crazy optimized version☆86May 5, 2025Updated last year
- ☆66Apr 26, 2025Updated last year
- Nvidia Instruction Set Specification Generator☆340Jul 9, 2024Updated last year
- [ACL 2026 🔥] CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Apr 20, 2026Updated last month
- FlashTile is a CUDA Tile IR compiler that is compatible with NVIDIA's tileiras, targeting SM70 through SM121 NVIDIA GPUs.☆61Feb 6, 2026Updated 4 months ago
- ☆107May 31, 2025Updated last year
- Accelerate LLM preference tuning via prefix sharing with a single line of code☆53Jul 4, 2025Updated 11 months ago
- A collection of specialized agent skills for AI infrastructure development, enabling Claude Code to write, optimize, and debug high-perfo…☆133May 22, 2026Updated 3 weeks ago
- Assembler for NVIDIA Maxwell architecture☆1,070Jan 3, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- PTX-EMU is a simple emulator for CUDA program.☆39Apr 25, 2025Updated last year
- collection of benchmarks to measure basic GPU capabilities☆528Oct 24, 2025Updated 7 months ago
- A Top-Down Profiler for GPU Applications☆22Feb 29, 2024Updated 2 years ago
- Low overhead tracing library and trace visualizer for pipelined CUDA kernels☆136Nov 26, 2025Updated 6 months ago
- ☆333Apr 6, 2026Updated 2 months ago
- libsmctrl论文的复现，添加了python端接口，可以在python端灵活调用接口来分配计算资源☆12May 21, 2024Updated 2 years ago
- GVProf: A Value Profiler for GPU-based Clusters☆54Mar 24, 2024Updated 2 years ago
- TileFusion is an experimental C++ macro kernel template library that elevates the abstraction level in CUDA C for tile processing.☆111Jun 28, 2025Updated 11 months ago
- A pure-Python implementation of the Nvidia CuTe layout algebra intended to be approachable and easy to learn.☆184May 15, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A fork of Xiangshan for AI☆52Jun 5, 2026Updated last week
- ☆45Oct 15, 2025Updated 7 months ago
- Assembler for NVIDIA Volta and Turing GPUs☆245Jan 13, 2022Updated 4 years ago
- Perplexity GPU Kernels☆586Nov 7, 2025Updated 7 months ago
- ☆20May 30, 2026Updated 2 weeks ago
- Assembler and Decompiler for NVIDIA (Maxwell Pascal Volta Turing Ampere) GPUs.☆95Feb 23, 2023Updated 3 years ago
- ☆32Jul 2, 2025Updated 11 months ago
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆92Oct 15, 2025Updated 7 months ago
- NVIDIA NVSHMEM is a parallel programming interface for NVIDIA GPUs based on OpenSHMEM. NVSHMEM can significantly reduce multi-process com…☆548Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆42Apr 3, 2022Updated 4 years ago
- NVSHMEM‑Tutorial: Build a DeepEP‑like GPU Buffer☆192Feb 11, 2026Updated 4 months ago
- TritonParse: A Compiler Tracer, Visualizer, and Reproducer for Triton Kernels☆210Updated this week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Dissecting NVIDIA GPU Architecture☆122Jul 11, 2022Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆56Jan 20, 2026Updated 4 months ago
- CUDA Core Compute Libraries☆2,374Updated this week