arm-university / Modern-System-on-Chip-Design-on-Arm
A textbook on system on chip design using Arm Cortex-A
☆29Updated last year
Alternatives and similar repositories for Modern-System-on-Chip-Design-on-Arm
Users that are interested in Modern-System-on-Chip-Design-on-Arm are comparing it to the libraries listed below
Sorting:
- A reference book on System-on-Chip Design☆27Updated last year
- SystemC training aimed at TLM.☆29Updated 4 years ago
- SoC design & prototyping☆13Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆34Updated last year
- BlackParrot on Zynq☆41Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated last week
- PCI Express controller model☆56Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆102Updated last year
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- ☆27Updated last month
- Ratatoskr NoC Simulator☆25Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 7 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated this week
- ☆48Updated 6 years ago
- matrix-coprocessor for RISC-V☆14Updated 3 weeks ago
- ☆56Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆61Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- RISC-V Matrix Specification☆22Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆63Updated 11 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆57Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆54Updated 3 years ago
- Advanced Architecture Labs with CVA6☆59Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated 2 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago