arm-university / Modern-System-on-Chip-Design-on-Arm
A textbook on system on chip design using Arm Cortex-A
☆18Updated 9 months ago
Alternatives and similar repositories for Modern-System-on-Chip-Design-on-Arm:
Users that are interested in Modern-System-on-Chip-Design-on-Arm are comparing it to the libraries listed below
- A reference book on System-on-Chip Design☆22Updated 10 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- ☆42Updated this week
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆24Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆48Updated 6 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆22Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆28Updated this week
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆35Updated 3 years ago
- RISC-V Matrix Specification☆17Updated 2 months ago
- Verilog/SystemVerilog Guide☆61Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆44Updated last month
- SoC design & prototyping☆11Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆28Updated last year
- Platform Level Interrupt Controller☆36Updated 9 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year