arm-university / Modern-System-on-Chip-Design-on-ArmLinks
A textbook on system on chip design using Arm Cortex-A
☆36Updated 3 months ago
Alternatives and similar repositories for Modern-System-on-Chip-Design-on-Arm
Users that are interested in Modern-System-on-Chip-Design-on-Arm are comparing it to the libraries listed below
Sorting:
- SoC design & prototyping☆14Updated 3 months ago
- A reference book on System-on-Chip Design☆36Updated 3 months ago
- BlackParrot on Zynq☆47Updated 7 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 4 months ago
- SystemC training aimed at TLM.☆32Updated 5 years ago
- A repository for SystemC Learning examples☆71Updated 2 years ago
- Verilog/SystemVerilog Guide☆73Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆117Updated last week
- Learn systemC with examples☆121Updated 2 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆155Updated 4 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆168Updated last week
- Advanced Architecture Labs with CVA6☆68Updated last year
- Brief SystemC getting started tutorial☆93Updated 6 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 3 months ago
- PCI Express controller model☆67Updated 3 years ago
- RISC-V Verification Interface☆107Updated 2 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- HLS for Networks-on-Chip☆36Updated 4 years ago
- ☆98Updated 2 years ago
- ☆95Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago
- PCI express simulation framework for Cocotb☆179Updated last month
- RISC-V Virtual Prototype☆44Updated 4 years ago