arm-university / Modern-System-on-Chip-Design-on-ArmLinks
A textbook on system on chip design using Arm Cortex-A
☆32Updated last month
Alternatives and similar repositories for Modern-System-on-Chip-Design-on-Arm
Users that are interested in Modern-System-on-Chip-Design-on-Arm are comparing it to the libraries listed below
Sorting:
- A reference book on System-on-Chip Design☆30Updated last month
- BlackParrot on Zynq☆43Updated 4 months ago
- SystemC training aimed at TLM.☆30Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- SoC design & prototyping☆14Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- DUTH RISC-V Microprocessor☆20Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- RISC-V Virtual Prototype☆43Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆36Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- matrix-coprocessor for RISC-V☆19Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- PCI Express controller model☆58Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆57Updated 6 months ago
- ☆68Updated last week