Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file. Currently, Meno supports hierarchical area reports from Vivado, Genus, and DC, and hierarchical power reports from PrimeTime.
☆20Nov 3, 2025Updated 4 months ago
Alternatives and similar repositories for meno
Users that are interested in meno are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Common Modules☆46Mar 18, 2026Updated last week
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- Axera download protocol (AXDL) implementation in Rust (Unofficial)☆18Apr 4, 2025Updated 11 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- ☆15Jan 11, 2023Updated 3 years ago
- Text describing xv6 on RISC-V☆14Jul 23, 2020Updated 5 years ago
- FakeLua is a subset of Lua JIT.☆12Updated this week
- A git subcommand to apply skeleton repository continuously☆15Updated this week
- yet another eRuby implementation, based on Erubis☆27Sep 18, 2016Updated 9 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated last month
- JSON5 parser for Ruby☆18Mar 2, 2026Updated 3 weeks ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Java client library for integration with Freja eID☆12Feb 27, 2026Updated last month
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 4 months ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- A C++ Library for Hardware Design and Simulation☆15May 17, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆21Sep 26, 2025Updated 6 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- ☆16Nov 30, 2025Updated 4 months ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- verilator testbench w/ Javascript using N-API☆18Feb 19, 2026Updated last month
- Pickle decompiler plugin for Radare2☆18Aug 6, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- ☆16Feb 5, 2026Updated last month
- Automatic SystemVerilog linting in github actions with the help of Verible☆37Oct 23, 2024Updated last year
- Laser Fault Injection on a Budget: RP2350 Edition☆13Dec 14, 2024Updated last year
- Hardware implementation of the SipHash short-inout PRF☆17Apr 3, 2025Updated 11 months ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated 2 months ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago