shioyadan / menoLinks
Meno is a tool that visualizes hierarchical data, such as the sizes of directory trees or synthesized circuit sizes. It can be built into a single, standalone HTML file.
☆13Updated last month
Alternatives and similar repositories for meno
Users that are interested in meno are comparing it to the libraries listed below
Sorting:
- Basic Common Modules☆43Updated 2 months ago
- ☆1Updated 4 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆162Updated 2 months ago
- Polyphony is Python based High-Level Synthesis compiler.☆105Updated 6 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- RISC-V RV32IMAFC Core for MCU☆38Updated 6 months ago
- SystemVerilog language server client for Visual Studio Code☆21Updated 2 years ago
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- Original FPGA platform☆68Updated this week
- みんなのSystemVerilog☆19Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆187Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆236Updated 2 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆46Updated 4 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆355Updated last year
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆106Updated 3 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 9 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆321Updated last year
- Code generation tool for control and status registers☆415Updated this week
- ☆97Updated last year
- Modular Multi-ported SRAM-based Memory☆30Updated 9 months ago
- Championship Branch Prediction 2025☆51Updated 2 months ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Useful UVM extensions☆24Updated last year
- FPGA Magazine No.18 - RISC-V☆17Updated 7 years ago
- ☆55Updated 9 years ago