Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file. Currently, Meno supports hierarchical area reports from Vivado, Genus, and DC, and hierarchical power reports from PrimeTime.
☆20Nov 3, 2025Updated 5 months ago
Alternatives and similar repositories for meno
Users that are interested in meno are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Common Modules☆47Mar 18, 2026Updated last month
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Jan 11, 2023Updated 3 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Inference code for DeepCoro☆17Jul 6, 2024Updated last year
- Text describing xv6 on RISC-V☆14Jul 23, 2020Updated 5 years ago
- FakeLua is a subset of Lua JIT.☆13Updated this week
- A git subcommand to apply skeleton repository continuously☆15Apr 2, 2026Updated 2 weeks ago
- yet another eRuby implementation, based on Erubis☆28Sep 18, 2016Updated 9 years ago
- GPU移植のための実装例（直接法に基づくN体計算）☆17Apr 11, 2026Updated last week
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- C11 implementation of FIPS 203 initial public draft.☆21May 16, 2024Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last month
- ☆20Aug 28, 2024Updated last year
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Java client library for integration with Freja eID☆12Feb 27, 2026Updated last month
- An Elixir-like pipes for Ruby (oh no not again). Experiment/demo☆14Nov 16, 2024Updated last year
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 4 months ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- A C++ Library for Hardware Design and Simulation☆15May 17, 2020Updated 5 years ago
- ☆18Oct 27, 2023Updated 2 years ago
- ☆21Sep 26, 2025Updated 6 months ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- [Secondary Development] detection with ConvNext backbone☆15May 24, 2022Updated 3 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- verilator testbench w/ Javascript using N-API☆18Feb 19, 2026Updated 2 months ago
- General-purpose Lua programming platform and developer toolkit☆18Aug 23, 2025Updated 7 months ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 2 months ago
- ☆16Feb 5, 2026Updated 2 months ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year
- Simulacra and Simulation, 1981, Jean Baudrillard☆23Feb 2, 2020Updated 6 years ago
- The C implementation of Hash_DRBG in NIST SP 800-90A Rev.1 is provided. Header files and library files of OpenSSL 1.1.1 or higher version…☆20May 16, 2023Updated 2 years ago