shioyadan / menoLinks
Meno is a tool that visualizes hierarchical data, such as the sizes of directory trees or synthesized circuit sizes. It can be built into a single, standalone HTML file.
☆15Updated this week
Alternatives and similar repositories for meno
Users that are interested in meno are comparing it to the libraries listed below
Sorting:
- Basic Common Modules☆44Updated 2 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated last year
- SystemVerilog language server client for Visual Studio Code☆22Updated 2 years ago
- RISC-V RV32IMAFC Core for MCU☆39Updated 8 months ago
- みんなのSystemVerilog☆19Updated 3 years ago
- Original FPGA platform☆70Updated this week
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆20Updated last week
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ☆99Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆50Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- SystemVerilog synthesis tool☆215Updated 7 months ago
- An automatic clock gating utility☆50Updated 6 months ago
- ☆20Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆163Updated 2 months ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆108Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆225Updated 3 weeks ago
- ☆32Updated 9 months ago
- SystemVerilog frontend for Yosys☆166Updated last week
- RISC-V Verification Interface☆108Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Equivalence checking with Yosys☆49Updated 2 weeks ago
- Polyphony is Python based High-Level Synthesis compiler.☆108Updated 8 months ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago