Alternatives and similar repositories for meno

Users that are interested in meno are comparing it to the libraries listed below

• pezy-computing / pzbcm
  Basic Common Modules
  ☆46Updated 3 weeks ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• tenstorrent / cosim-arch-checker
  Framework to perform DUT vs ISS (Whisper) lockstep architectural checks
  ☆23Updated 2 months ago
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆40Updated 11 months ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆23Updated 3 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 8 months ago
• ryuz / jelly
  Original FPGA platform
  ☆71Updated last week
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆108Updated 3 years ago
• openecos-projects / icsprout55-pdk
  55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.
  ☆148Updated last week
• diningyo / introductory-guide-to-chisel
  「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ
  ☆10Updated 4 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆44Updated 2 years ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆33Updated 2 years ago
• maltanar / axi-in-chisel
  Examples for creating AXI-interfaced peripherals in Chisel
  ☆76Updated 10 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• pulp-platform / svase
  ☆33Updated last year
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆43Updated 2 years ago
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆127Updated last year
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 3 years ago
• matutani / nocgen
  NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers
  ☆74Updated 6 years ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆169Updated 4 months ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆108Updated 11 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆186Updated this week
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆53Updated last month
• chipsalliance / uvm-verilator
  ☆111Updated last month
• tenstorrent / riescue
  RISC-V Directed Test Framework and Compliance Suite, RiESCUE
  ☆45Updated last month
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆247Updated 3 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆96Updated last year
• hanysalah / Design-Pattern-in-SV
  This repo is created to include illustrative examples on object oriented design pattern in SV
  ☆60Updated 2 years ago
• pezy-computing / flgen
  Filelist generator
  ☆20Updated 2 weeks ago