Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file. Currently, Meno supports hierarchical area reports from Vivado, Genus, and DC, and hierarchical power reports from PrimeTime.
☆20Nov 3, 2025Updated 6 months ago
Alternatives and similar repositories for meno
Users that are interested in meno are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Common Modules☆48Apr 30, 2026Updated 3 weeks ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- FakeLua is a subset of Lua JIT.☆13Updated this week
- yet another eRuby implementation, based on Erubis☆28Sep 18, 2016Updated 9 years ago
- A git subcommand to apply skeleton repository continuously☆15May 19, 2026Updated last week
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 3 months ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Java client library for integration with Freja eID☆12Feb 27, 2026Updated 3 months ago
- An Elixir-like pipes for Ruby (oh no not again). Experiment/demo☆14Nov 16, 2024Updated last year
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 6 months ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- A C++ Library for Hardware Design and Simulation☆15May 17, 2020Updated 6 years ago
- ☆22Sep 26, 2025Updated 8 months ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- ☆16Nov 30, 2025Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- verilator testbench w/ Javascript using N-API☆19Feb 19, 2026Updated 3 months ago
- Pickle decompiler plugin for Radare2☆18Aug 6, 2023Updated 2 years ago
- General-purpose Lua programming platform and developer toolkit☆18Aug 23, 2025Updated 9 months ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 months ago
- ☆16May 7, 2026Updated 3 weeks ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year
- Pkl parser for Ruby☆26Mar 30, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Laser Fault Injection on a Budget: RP2350 Edition☆13Dec 14, 2024Updated last year
- Hardware implementation of the SipHash short-inout PRF☆17Apr 3, 2025Updated last year
- VHDL plugin for RgGen☆15Apr 19, 2026Updated last month
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- Reformat LaTeX documents suitable for version control☆16Jun 12, 2014Updated 11 years ago
- ☆21Apr 15, 2026Updated last month
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆106May 3, 2026Updated 3 weeks ago