Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file. Currently, Meno supports hierarchical area reports from Vivado, Genus, and DC, and hierarchical power reports from PrimeTime.
☆20Nov 3, 2025Updated 6 months ago
Alternatives and similar repositories for meno
Users that are interested in meno are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Common Modules☆48Apr 30, 2026Updated last week
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Text describing xv6 on RISC-V☆14Jul 23, 2020Updated 5 years ago
- FakeLua is a subset of Lua JIT.☆13May 1, 2026Updated last week
- A git subcommand to apply skeleton repository continuously☆15Apr 2, 2026Updated last month
- yet another eRuby implementation, based on Erubis☆28Sep 18, 2016Updated 9 years ago
- GPU移植のための実装例（直接法に基づくN体計算）☆17Apr 11, 2026Updated 3 weeks ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 2 months ago
- JSON5 parser for Ruby☆18Mar 30, 2026Updated last month
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Java client library for integration with Freja eID☆12Feb 27, 2026Updated 2 months ago
- An Elixir-like pipes for Ruby (oh no not again). Experiment/demo☆14Nov 16, 2024Updated last year
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 5 months ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A C++ Library for Hardware Design and Simulation☆15May 17, 2020Updated 5 years ago
- ☆22Sep 26, 2025Updated 7 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated 2 weeks ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- ☆16Nov 30, 2025Updated 5 months ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- verilator testbench w/ Javascript using N-API☆19Feb 19, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Pickle decompiler plugin for Radare2☆18Aug 6, 2023Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 months ago
- ☆16Updated this week
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year
- Simulacra and Simulation, 1981, Jean Baudrillard☆24Feb 2, 2020Updated 6 years ago
- Pkl parser for Ruby☆26Mar 30, 2026Updated last month
- Laser Fault Injection on a Budget: RP2350 Edition☆13Dec 14, 2024Updated last year