Alternatives and similar repositories for terminus

Users that are interested in terminus are comparing it to the libraries listed below

• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆107Updated last month
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆104Updated 3 years ago
• rustsbi / plic
  Rust support for RISC-V Platform-Level Interrupt Controller
  ☆10Updated 2 years ago
• rustsbi / xuantie
  Low level access to T-Head Xuantie RISC-V processors
  ☆33Updated 8 months ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated 3 months ago
• riscv-rust / k210-hal
  Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
  ☆71Updated last year
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 3 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆147Updated 3 weeks ago
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 3 weeks ago
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆42Updated 2 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• chyyuu / zCore-Design
  ☆13Updated 4 years ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Updated last year
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆29Updated 2 weeks ago
• rcore-os / trapframe-rs
  Handle TrapFrame across kernel and user space on multiple ISAs.
  ☆35Updated last year
• rcore-os / RVM
  Rcore Virtual Machine
  ☆117Updated last year
• luojia65 / test-d1-flash-bare
  Test run any program on D1 Nezha board flash
  ☆26Updated 3 years ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆198Updated 8 months ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆99Updated last year
• xiyurain / UltraOS
  A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup
  ☆46Updated last year
• YdrMaster / dtb-walker
  遍历设备树二进制对象
  ☆12Updated last month
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆144Updated last year
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated 10 months ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆92Updated 5 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆57Updated last year
• HUST-OS / luojia-os-labs
  洛佳的异步内核实验室
  ☆25Updated 4 years ago
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆32Updated 4 years ago