Alternatives and similar repositories for terminus:

Users that are interested in terminus are comparing it to the libraries listed below

• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆96Updated 4 months ago
• xiyurain / UltraOS
  A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup
  ☆45Updated 10 months ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• riscv-rust / k210-hal
  Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
  ☆67Updated last year
• rustsbi / plic
  Rust support for RISC-V Platform-Level Interrupt Controller
  ☆10Updated 2 years ago
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆105Updated 2 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆87Updated 4 years ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated 8 months ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆39Updated 2 years ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆34Updated 4 years ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• riscv / riscv-aia
  ☆86Updated 2 weeks ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆143Updated 5 months ago
• rcore-os / trapframe-rs
  Handle TrapFrame across kernel and user space on multiple ISAs.
  ☆31Updated 8 months ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆22Updated last year
• rcore-os / riscv
  Low level access to RISCV processors
  ☆22Updated 2 years ago
• rustsbi / xuantie
  Low level access to T-Head Xuantie RISC-V processors
  ☆33Updated 3 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆262Updated this week
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆29Updated last week
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆47Updated last year
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆102Updated 9 months ago
• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆35Updated 3 years ago
• rustsbi / rustsbi-k210
  Kendryte K210 SBI support using RustSBI, provides privileged spec 1.12 environment by emulating it using 1.9.1
  ☆36Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated last month
• riscv-software-src / riscof
  ☆76Updated this week
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• Byte-OS / polyhal
  ☆13Updated this week