shady831213 / terminus

Related projects ⓘ

Alternatives and complementary repositories for terminus

• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆105Updated 2 years ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆88Updated this week
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆38Updated 2 years ago
• riscv-rust / k210-hal
  Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
  ☆67Updated 10 months ago
• luojia65 / DailySchedule
  ☆22Updated 2 years ago
• rcore-os / RVM
  Rcore Virtual Machine
  ☆110Updated 8 months ago
• rcore-os / aCore
  Asynchronous OS kernel written in Rust.
  ☆33Updated 3 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆133Updated last year
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆44Updated last year
• rustsbi / rustsbi-k210
  Kendryte K210 SBI support using RustSBI, provides privileged spec 1.12 environment by emulating it using 1.9.1
  ☆36Updated 8 months ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆21Updated 9 months ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆191Updated 2 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆30Updated 11 months ago
• rcore-os / riscv-sbi-rt
  A mininal runtime / startup for Supervisor Binary Interface (SBI) on RISC-V.
  ☆18Updated 2 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆97Updated last year
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆83Updated 4 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆50Updated 11 months ago
• riscv / riscv-aia
  ☆80Updated this week
• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆35Updated 3 years ago
• xiyurain / UltraOS
  A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup
  ☆45Updated 5 months ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• rustsbi / slides
  All public report slides and articles related to RustSBI
  ☆27Updated last week
• rcore-os / riscv
  Low level access to RISCV processors
  ☆19Updated 2 years ago
• ring00 / bbl-ucore
  uCore OS Labs on Berkeley bootloader
  ☆39Updated 6 years ago
• rcore-os / trapframe-rs
  Handle TrapFrame across kernel and user space on multiple ISAs.
  ☆30Updated 3 months ago
• rustsbi / plic
  Rust support for RISC-V Platform-Level Interrupt Controller
  ☆10Updated 2 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆38Updated 2 years ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated last year
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago