Alternatives and similar repositories for terminus

Users that are interested in terminus are comparing it to the libraries listed below

• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆113Updated 5 months ago
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆43Updated 3 years ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Updated 2 years ago
• rcore-os / RVM
  Rcore Virtual Machine
  ☆115Updated last year
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆107Updated 3 years ago
• riscv-rust / k210-hal
  Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!
  ☆73Updated 2 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆33Updated 2 years ago
• rustsbi / xuantie
  Low level access to T-Head Xuantie RISC-V processors
  ☆34Updated 2 months ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Updated 2 years ago
• luojia65 / test-d1-flash-bare
  Test run any program on D1 Nezha board flash
  ☆27Updated 3 years ago
• larkmjc / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆99Updated last year
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆200Updated last year
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆156Updated last year
• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated this week
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 2 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• rustsbi / rustsbi-tutorial
  rustsbi 开发教程
  ☆42Updated 2 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆80Updated this week
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆95Updated 5 years ago
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆29Updated last month
• riscvarchive / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated last year
• rustsbi / plic
  Rust support for RISC-V Platform-Level Interrupt Controller
  ☆10Updated 3 years ago
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated 7 months ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆107Updated 3 years ago
• rcore-os / rCore-Tutorial-v3-arm64
  Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)
  ☆17Updated 3 years ago
• xiyurain / UltraOS
  A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup
  ☆46Updated last year
• rcore-os / rcore-user
  User programs for rCore OS
  ☆19Updated 3 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆59Updated 2 years ago
• syswonder / hvisor
  safe type-1 Rust Hypervisor for edge devices
  ☆165Updated last week