adityagupta1089 / NAND-FlashLinks
A low level simulator for NAND Flash controller with read, write and erase operations with flash translation layer (FTL) for page allocation and garbage collection and wear levelling and read distrbution and DRAM memory access model.
☆17Updated 6 years ago
Alternatives and similar repositories for NAND-Flash
Users that are interested in NAND-Flash are comparing it to the libraries listed below
Sorting:
- ThreadX☆23Updated 7 years ago
- The directory to save Bumblebee core's documents, just for GD32VF103 RISC-V Core☆43Updated 4 years ago
- This simulator for Nand Flash, FTL and so on.☆17Updated 3 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- Git Mirror of Yann Morin's kconfig-frontends project☆19Updated 12 years ago
- MDX — A bare-metal / RTOS framework☆27Updated last month
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Updated 3 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- Open-channel SSD on Cosmos-plus OpenSSD☆23Updated 7 years ago
- PCIe analyzer experiments☆62Updated 5 years ago
- 给定ARM Cortex-M3的软核,扩展周围的AMBA总线以及基本外设,完成在上面的汇编以及C语言的执行☆19Updated 6 years ago
- The demo projects for Allwinner D1 SBC☆24Updated 4 years ago
- Buildroot customized for Xuantie™ RISC-V CPU☆47Updated 3 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- IP submodules, formatted for easier CI integration☆30Updated 3 weeks ago
- A tool to convert binary files to COE files 💫☆16Updated last week
- C-SKY Linux Port☆75Updated 11 months ago
- Cross-Domain DPA Attack on SAML11☆17Updated 6 years ago
- GNU toolchain for AndesCore☆28Updated 4 months ago
- ☆32Updated this week
- Repository containing releases of prebuilt GNU toolchains for DesignWare ARC Processors from Synopsys (available from "releases" link bel…☆102Updated last week
- A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…☆13Updated 4 years ago
- Embedded libc,especially for RISC-V.☆38Updated 3 weeks ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆50Updated 4 years ago
- ☆46Updated 8 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Updated 10 years ago
- CryptoCell 312 runtime code☆25Updated 4 years ago
- This repository contains sample code integrating Renode with Verilator☆23Updated 4 months ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆44Updated 4 months ago