adityagupta1089 / NAND-FlashLinks
A low level simulator for NAND Flash controller with read, write and erase operations with flash translation layer (FTL) for page allocation and garbage collection and wear levelling and read distrbution and DRAM memory access model.
☆17Updated 5 years ago
Alternatives and similar repositories for NAND-Flash
Users that are interested in NAND-Flash are comparing it to the libraries listed below
Sorting:
- Open-channel SSD on Cosmos-plus OpenSSD☆23Updated 6 years ago
- Open Flashloader for DLink and OpenOCD☆13Updated 2 months ago
- This simulator for Nand Flash, FTL and so on.☆17Updated 3 years ago
- Analog Devices FreeRTOS repository☆17Updated 4 months ago
- ☆43Updated 7 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 5 years ago
- ThreadX☆23Updated 6 years ago
- Complete embARC applications from embARC team and community☆18Updated last year
- CMSIS Compiler support for Arm Compiler☆29Updated 3 weeks ago
- Apache NFFS filesystem☆35Updated 11 months ago
- An attempt to synthesize GPS signals in FPGA logic.☆19Updated last year
- RS-485 / CDBUS JPEG Camera☆17Updated last month
- MDX — A BSD-style RTOS☆27Updated last week
- ☆33Updated 11 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Updated 10 years ago
- 在沁恒的CH554 T&E&G MINIEVT2开发板上实现USB键盘和鼠标符合设备。☆23Updated 2 years ago
- ☆16Updated 3 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- Embedded libc,especially for RISC-V.☆36Updated this week
- Very basic real time operating system for embedded systems...☆16Updated 4 years ago
- Repository containing releases of prebuilt GNU toolchains for DesignWare ARC Processors from Synopsys (available from "releases" link bel…☆100Updated 3 weeks ago
- RISC-V Debugger☆16Updated 3 months ago
- RTOS for embedded systems☆14Updated 9 months ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆15Updated last year
- An HLS-synthesizable Dynamic Memory Manager for FPGAs☆10Updated 3 years ago
- ZedBoard Bare Metal examples☆23Updated 4 years ago
- A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…☆13Updated 4 years ago
- PCIe analyzer experiments☆57Updated 5 years ago
- VDMA framebuffer driver for LVDS display☆14Updated 8 years ago
- PAF (the Physical Attack Framework) is a framework for learning about physical attacks: fault injection and side channels☆26Updated last month