Mohamed-Younis / SPI-UVM-TestbenchView external linksLinks
☆25May 31, 2021Updated 4 years ago
Alternatives and similar repositories for SPI-UVM-Testbench
Users that are interested in SPI-UVM-Testbench are comparing it to the libraries listed below
Sorting:
- UART design in SV and verification using UVM and SV☆52Nov 30, 2019Updated 6 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- ☆11May 8, 2022Updated 3 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆41Jul 11, 2025Updated 7 months ago
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Aug 21, 2023Updated 2 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- ☆18Aug 26, 2016Updated 9 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- UVM Verification IP to uart2bus IP.☆23Mar 7, 2022Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆29Mar 23, 2024Updated last year
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Nov 24, 2022Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆11Jun 8, 2021Updated 4 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- ☆45Apr 11, 2017Updated 8 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- ☆12Nov 11, 2015Updated 10 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- ☆11Jul 28, 2022Updated 3 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 3 months ago
- ☆13Apr 1, 2017Updated 8 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆52Jul 4, 2020Updated 5 years ago
- UVM examples☆14May 1, 2015Updated 10 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 8 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Feb 10, 2026Updated last week
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 7 years ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 2 months ago