cyberdong / bch_encoder_decoderLinks
This is a BCH encoder/decoder for NAND flash based on the code from Micron.
☆13Updated 5 years ago
Alternatives and similar repositories for bch_encoder_decoder
Users that are interested in bch_encoder_decoder are comparing it to the libraries listed below
Sorting:
- Repository for Xilinx PCIe DMA drivers☆45Updated 7 years ago
- Software BCH ECC generation for Broadcom SOC NAND controllers.☆11Updated 7 years ago
- 给定ARM Cortex-M3的软核,扩展周围的AMBA总线以及基本外设,完成在上面的汇编以及C语言的执行☆18Updated 5 years ago
- ☆43Updated 7 years ago
- ADI Scripts for Linux images☆28Updated 2 weeks ago
- bootgen source code☆46Updated last week
- PCIe DMA Subsystem based on Xilinx XAPP1171☆46Updated 2 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last month
- ☆35Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Verilog based BCH encoder/decoder☆122Updated 2 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Xilinx AR65444 - Xilinx PCIe DMA Driver for linux☆18Updated 6 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆44Updated last month
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago
- PCIe analyzer experiments☆57Updated 5 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- ☆9Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- SPI通信实现FLASH读写☆15Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆21Updated last month
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆53Updated 4 years ago
- VHDL PCIe Transceiver☆28Updated 5 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆21Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year