cyberdong / bch_encoder_decoderLinks
This is a BCH encoder/decoder for NAND flash based on the code from Micron.
☆13Updated 6 years ago
Alternatives and similar repositories for bch_encoder_decoder
Users that are interested in bch_encoder_decoder are comparing it to the libraries listed below
Sorting:
- Software BCH ECC generation for Broadcom SOC NAND controllers.☆11Updated 8 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 2 months ago
- 给定ARM Cortex-M3的软核,扩展周围的AMBA总线以及基本外设,完成在上面的汇编以及C语言的执行☆19Updated 6 years ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆46Updated 3 months ago
- ADI Scripts for Linux images☆28Updated 6 months ago
- Repository for Xilinx PCIe DMA drivers☆47Updated 8 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- ☆26Updated 8 years ago
- PCIe analyzer experiments☆64Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆121Updated 7 months ago
- DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC☆70Updated 4 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆32Updated 7 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆23Updated 2 years ago
- AD936x+7Z020+USB HS dongle, In development...☆58Updated 3 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆74Updated 3 years ago
- bootgen source code☆57Updated 2 months ago
- Side-channel analysis setup for OpenTitan☆37Updated 3 months ago
- Verilog实现OFDM基带☆45Updated 10 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆46Updated 3 months ago
- ☆20Updated 4 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- Xilinx AR65444 - Xilinx PCIe DMA Driver for linux☆21Updated 6 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆29Updated 10 years ago
- Using Software Designed Radio to transmit & receive FM signal☆48Updated 7 years ago
- Hardware Security Labs☆31Updated 8 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated 2 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆58Updated 4 years ago
- RFID tag and tester in Verilog☆42Updated 12 years ago