A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
☆38May 25, 2022Updated 4 years ago
Alternatives and similar repositories for fpgajtag
Users that are interested in fpgajtag are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 7 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- RDS FM modulator for FPGA☆13Aug 3, 2015Updated 11 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- Verilog for Julia☆52Apr 18, 2017Updated 9 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆292Jun 4, 2026Updated 4 months ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Xilinx Virtual Cable Daemon☆128Mar 6, 2025Updated last year
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 12 years ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆82Mar 22, 2017Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆19Nov 7, 2024Updated last year
- A VHDL frontend for Yosys☆105Feb 27, 2017Updated 9 years ago
- Epiphany design verification infrastructure☆13Sep 8, 2015Updated 11 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 11 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- IPDBG☆15Updated this week
- Xilinx Virtual Cable Server for Raspberry Pi☆127Mar 14, 2022Updated 4 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Pulse is a multi-platform digital logic simulation engine for VHDL made with C++. It transforms VHDL source code into logic components so…☆96Sep 29, 2026Updated 2 weeks ago
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆47Aug 25, 2021Updated 5 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 6 years ago
- Programmable Arcade Circuit Emulation☆15Oct 14, 2017Updated 9 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆22Aug 9, 2013Updated 13 years ago
- ☆17May 20, 2026Updated 4 months ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆11Sep 26, 2022Updated 4 years ago
- Mojo FPGA loader written in c☆11Nov 3, 2016Updated 9 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆63Mar 16, 2023Updated 3 years ago
- I2C communication for FTDI chips using free libftdi☆15Aug 2, 2016Updated 10 years ago
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆29Oct 2, 2017Updated 9 years ago
- JTAG Hardware Abstraction Library☆38Oct 23, 2023Updated 2 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 12 years ago
- This repository contain source code for ngspice and ghdl integration☆37Jun 3, 2026Updated 4 months ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago