pmaupin / playtagLinks
Automatically exported from code.google.com/p/playtag
☆13Updated 2 years ago
Alternatives and similar repositories for playtag
Users that are interested in playtag are comparing it to the libraries listed below
Sorting:
- Various JTAG boundary scan tools☆35Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- simple commandline jtag stuff☆33Updated 7 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆25Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- CRUVI Standard Specifications☆19Updated last year
- ☆44Updated 2 months ago
- ☆20Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 3 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago