pmaupin / playtag
Automatically exported from code.google.com/p/playtag
☆10Updated last year
Related projects ⓘ
Alternatives and complementary repositories for playtag
- Various JTAG boundary scan tools☆33Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆52Updated last year
- Simplified environment for litex☆13Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- simple commandline jtag stuff☆33Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- FPGA ULX2/3 JTAG programmer☆39Updated 2 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Lib(X)SVF - A library for implementing SVF and XSVF JTAG players, forked from http://svn.clifford.at/libxsvf/☆22Updated 10 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆24Updated 4 years ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆69Updated 3 years ago
- A simple script to build open-source FPGA tools.☆53Updated 2 years ago
- Altera JTAG UART wrapper for Bluespec☆24Updated 10 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Verilog Repository for GIT☆29Updated 3 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.☆20Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆37Updated 3 years ago