pmaupin / playtag
Automatically exported from code.google.com/p/playtag
☆12Updated 2 years ago
Alternatives and similar repositories for playtag:
Users that are interested in playtag are comparing it to the libraries listed below
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Various JTAG boundary scan tools☆35Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- simple commandline jtag stuff☆33Updated 6 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- CRUVI Standard Specifications☆18Updated 10 months ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆70Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- ☆44Updated 3 weeks ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- A 5$ Xilinx ZYNQ development board.☆25Updated 2 years ago