Alternatives and similar repositories for Open-Source-FPGA-Bitcoin-Miner:

Users that are interested in Open-Source-FPGA-Bitcoin-Miner are comparing it to the libraries listed below

• kramble / FPGA-Litecoin-Miner
  A litecoin scrypt miner implemented with FPGA on-chip memory.
  ☆287Updated 10 years ago
• secworks / sha256
  Hardware implementation of the SHA-256 cryptographic hash function
  ☆332Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,371Updated last month
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,266Updated 10 months ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,492Updated last month
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,709Updated last month
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆793Updated last month
• stiggy87 / ZynqBTC
  A Bitcoin miner for the Zynq chip utilizing the Zedboard.
  ☆105Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆766Updated 3 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆564Updated 7 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,254Updated 11 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆648Updated 4 months ago
• fpgaminer / Open-Source-FPGA-Bitcoin-Miner
  A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…
  ☆172Updated 3 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,255Updated 2 weeks ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆809Updated 9 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,659Updated last month
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,930Updated last week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆767Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,387Updated 9 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,758Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆888Updated last week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,448Updated 5 months ago
• Digilent / vivado-library
  ☆608Updated 9 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,516Updated 2 weeks ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆444Updated 2 years ago
• Xilinx / SDAccel_Examples
  SDAccel Examples
  ☆357Updated 2 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆467Updated last month
• pedrorivera / SiaFpgaMiner
  VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin
  ☆62Updated 7 years ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,411Updated last week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,251Updated last week