Alternatives and similar repositories for Open-Source-FPGA-Bitcoin-Miner

Users that are interested in Open-Source-FPGA-Bitcoin-Miner are comparing it to the libraries listed below

• secworks / sha256
  Hardware implementation of the SHA-256 cryptographic hash function
  ☆343Updated 2 months ago
• kramble / FPGA-Litecoin-Miner
  A litecoin scrypt miner implemented with FPGA on-chip memory.
  ☆288Updated 10 years ago
• alexforencich / verilog-ethernet
  Verilog Ethernet components for FPGA implementation
  ☆2,576Updated 3 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,297Updated last year
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,321Updated last year
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,296Updated this week
• jgarzik / cpuminer
  CPU miner for bitcoin
  ☆994Updated 2 years ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆775Updated 3 weeks ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,080Updated last month
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆916Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• stiggy87 / ZynqBTC
  A Bitcoin miner for the Zynq chip utilizing the Zedboard.
  ☆106Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆491Updated 2 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,782Updated last week
• luke-jr / bfgminer
  Modular ASIC/FPGA miner written in C, featuring overclocking, monitoring, fan speed control and remote interface capabilities.
  ☆1,898Updated last year
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆579Updated 4 years ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,796Updated last week
• alexforencich / verilog-uart
  Verilog UART
  ☆487Updated 3 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,593Updated this week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆802Updated 3 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,729Updated 3 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆829Updated 11 months ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆957Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆669Updated last week
• Digilent / vivado-library
  ☆617Updated 11 months ago
• Digilent / vivado-boards
  ☆440Updated 5 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,410Updated 4 months ago
• steveicarus / iverilog
  Icarus Verilog
  ☆3,063Updated 3 weeks ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆803Updated 3 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,560Updated last week