fpgaminer / Open-Source-FPGA-Bitcoin-MinerLinks
A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able p…
☆173Updated 3 years ago
Alternatives and similar repositories for Open-Source-FPGA-Bitcoin-Miner
Users that are interested in Open-Source-FPGA-Bitcoin-Miner are comparing it to the libraries listed below
Sorting:
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated last year
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆79Updated 7 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆153Updated 7 years ago
- Collection of open-source peripherals in Verilog☆179Updated 3 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated 4 months ago
- ☆65Updated 9 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆194Updated 6 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆151Updated 11 years ago
- Parallella board design files☆416Updated 3 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- ☆113Updated 3 months ago
- ☆63Updated 6 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- SuperSpeed USB 3.0 FPGA platform☆257Updated 10 years ago
- RFID tag and tester in Verilog☆38Updated 12 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago