fpgaminer / Open-Source-FPGA-Bitcoin-Miner
A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able p…
☆173Updated 3 years ago
Alternatives and similar repositories for Open-Source-FPGA-Bitcoin-Miner:
Users that are interested in Open-Source-FPGA-Bitcoin-Miner are comparing it to the libraries listed below
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆287Updated 10 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆105Updated last year
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated last year
- Python tools for Vivado Projects☆73Updated 5 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated 3 weeks ago
- ☆63Updated 6 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Extensible FPGA control platform☆59Updated last year
- Zcash FPGA acceleration engine☆121Updated 4 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆52Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆95Updated 5 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆18Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago