fpgaminer / Open-Source-FPGA-Bitcoin-Miner
A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able p…
☆173Updated 3 years ago
Alternatives and similar repositories for Open-Source-FPGA-Bitcoin-Miner
Users that are interested in Open-Source-FPGA-Bitcoin-Miner are comparing it to the libraries listed below
Sorting:
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated last year
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated last month
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago
- ☆19Updated 7 years ago
- a playground for xilinx zynq fpga experiments☆48Updated 6 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 2 years ago
- Zcash FPGA acceleration engine☆124Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆26Updated 6 years ago