fpgaminer / Open-Source-FPGA-Bitcoin-Miner
A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able p…
☆173Updated 2 years ago
Alternatives and similar repositories for Open-Source-FPGA-Bitcoin-Miner:
Users that are interested in Open-Source-FPGA-Bitcoin-Miner are comparing it to the libraries listed below
- Bitcoin miner for Xilinx FPGAs☆95Updated 11 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆105Updated last year
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆286Updated 10 years ago
- DUAL Spartan6 Development Platform☆86Updated 6 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆77Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 6 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆188Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- ☆65Updated 9 years ago
- Core description files for FuseSoC☆125Updated 4 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- ☆107Updated last month
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- ☆63Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆170Updated 3 weeks ago
- LIB:Library for interacting with an FPGA over USB☆83Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 11 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆94Updated 5 years ago
- A 32-bit RISC-V processor for mriscv project☆57Updated 7 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- Generic Logic Interfacing Project