fpgaminer / Open-Source-FPGA-Bitcoin-Miner
A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able p…
☆172Updated 3 years ago
Alternatives and similar repositories for Open-Source-FPGA-Bitcoin-Miner:
Users that are interested in Open-Source-FPGA-Bitcoin-Miner are comparing it to the libraries listed below
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated last year
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- ☆19Updated 6 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 weeks ago
- Open source hardware implementation of classic CryptoNight☆37Updated 2 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- VHDL library 4 FPGAs☆176Updated this week
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆62Updated 8 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆191Updated 6 years ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated last month
- RFID tag and tester in Verilog☆37Updated 12 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- ☆58Updated 3 years ago
- Zcash FPGA acceleration engine☆123Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆97Updated 5 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆36Updated last year