fpgaminer / Open-Source-FPGA-Bitcoin-MinerLinks
A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able p…
☆173Updated 3 years ago
Alternatives and similar repositories for Open-Source-FPGA-Bitcoin-Miner
Users that are interested in Open-Source-FPGA-Bitcoin-Miner are comparing it to the libraries listed below
Sorting:
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated last year
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 2 months ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆192Updated 6 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆152Updated 7 years ago
- A simple SHA-256 implementation in VHDL☆22Updated 6 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆91Updated 5 years ago
- ☆63Updated 6 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆55Updated 3 weeks ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆52Updated 2 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- SuperSpeed USB 3.0 FPGA platform☆257Updated 10 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago