fpgaminer / Open-Source-FPGA-Bitcoin-Miner
A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able p…
☆171Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Open-Source-FPGA-Bitcoin-Miner
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- An open source FPGA miner for Blakecoin☆50Updated 10 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆100Updated last year
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆280Updated 10 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- DUAL Spartan6 Development Platform☆86Updated 6 years ago
- Verilog implementation of the SHA-512 hash function.☆37Updated 3 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆23Updated 6 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆29Updated 6 years ago
- A 32-bit RISC-V processor for mriscv project☆56Updated 7 years ago
- Extensible FPGA control platform☆53Updated last year
- Collection of open-source peripherals in Verilog☆173Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 7 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- ☆63Updated 5 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆92Updated 2 years ago
- Various projects of SPI loader module for xilinx fpga☆25Updated 4 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆52Updated this week
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 7 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 3 years ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago