ngzhang / Icarus
DUAL Spartan6 Development Platform
☆86Updated 7 years ago
Alternatives and similar repositories for Icarus:
Users that are interested in Icarus are comparing it to the libraries listed below
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆172Updated 3 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- BTC<C 双挖芯片 / BTC<C Dual Mining ASIC☆26Updated 9 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated last year
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Updated 6 years ago
- Open source hardware implementation of classic CryptoNight☆37Updated 2 years ago
- ☆19Updated 6 years ago
- ☆18Updated 4 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 weeks ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆150Updated 11 years ago
- ☆65Updated 9 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- RFID tag and tester in Verilog☆37Updated 12 years ago
- artix-7 PCIe dev board☆26Updated 7 years ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- FPGA CryptoNight V7 Minner☆30Updated 5 years ago
- an sata controller using smallest resource.☆15Updated 11 years ago