rkharris12 / fpga_bitcoin_miner
☆52Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for fpga_bitcoin_miner
- ☆45Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- SQRL FK33 board files, example designs and scripts.☆16Updated 2 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆101Updated last year
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- An open source FPGA miner for Blakecoin☆50Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆281Updated 10 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- Hardware implementation of the SHA-256 cryptographic hash function☆318Updated 5 months ago
- A simplified version of an FPGA bitcoin miner☆49Updated 5 years ago
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Updated 3 years ago
- SQRL Port of ethminer☆10Updated 3 years ago
- Public repository for Litefury & Nitefury☆271Updated 5 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆48Updated 9 years ago
- 10Gb Ethernet Switch☆158Updated 9 months ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- Releases for the NextJTAG tool☆23Updated 2 years ago
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆21Updated last month
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- https://caravel-user-project.readthedocs.io☆184Updated last week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆141Updated 5 months ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- LiteX boards files☆379Updated this week
- Example verilog / miner for crypto mining using AWS F1 instances☆29Updated 6 years ago