rkharris12 / fpga_bitcoin_minerLinks
☆67Updated 3 years ago
Alternatives and similar repositories for fpga_bitcoin_miner
Users that are interested in fpga_bitcoin_miner are comparing it to the libraries listed below
Sorting:
- A simplified version of an FPGA bitcoin miner☆53Updated 6 years ago
 - Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
 - Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
 - An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
 - SHA256 in (System-) Verilog / Open Source FPGA Miner☆82Updated 7 years ago
 - A litecoin scrypt miner implemented with FPGA on-chip memory.☆291Updated 11 years ago
 - An open source FPGA miner for Blakecoin☆52Updated 11 years ago
 - Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
 - ☆44Updated 4 years ago
 - SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
 - Hardware implementation of the SHA-256 cryptographic hash function☆361Updated 3 months ago
 - A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated 2 years ago
 - A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
 - A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
 - Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
 - This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆158Updated last year
 - A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).☆43Updated 4 years ago
 - VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆63Updated 7 years ago
 - OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
 - DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 11 years ago
 - LiteX boards files☆442Updated last week
 - SQRL Port of ethminer☆11Updated 4 years ago
 - Public repository for Litefury & Nitefury☆301Updated last year
 - SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
 - Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆273Updated 6 months ago
 - Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
 - ☆73Updated last year
 - https://caravel-user-project.readthedocs.io☆223Updated 8 months ago
 - A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
 - ☆107Updated 2 years ago