rkharris12 / fpga_bitcoin_minerLinks
☆60Updated 3 years ago
Alternatives and similar repositories for fpga_bitcoin_miner
Users that are interested in fpga_bitcoin_miner are comparing it to the libraries listed below
Sorting:
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- A simplified version of an FPGA bitcoin miner☆53Updated 5 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆79Updated 7 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- ☆44Updated 3 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated last year
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- Public repository for Litefury & Nitefury☆293Updated last year
- ☆94Updated last year
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆94Updated last year
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆79Updated last week
- ☆192Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆56Updated 6 months ago
- ☆19Updated 7 years ago
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆43Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- ☆69Updated 3 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆191Updated 5 years ago
- Releases for the NextJTAG tool☆23Updated 3 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago