rkharris12 / fpga_bitcoin_miner
☆58Updated 3 years ago
Alternatives and similar repositories for fpga_bitcoin_miner
Users that are interested in fpga_bitcoin_miner are comparing it to the libraries listed below
Sorting:
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- ☆44Updated 3 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆37Updated last year
- ☆19Updated 7 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- Releases for the NextJTAG tool☆23Updated 3 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated last year
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆99Updated last month
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- ☆27Updated 8 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆91Updated last year
- Hardware implementation of the SHA-256 cryptographic hash function☆341Updated last month
- SQRL Port of ethminer☆11Updated 4 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- HF-RISC SoC☆32Updated 3 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆41Updated 6 months ago
- Open source ISS and logic RISC-V 32 bit project☆52Updated 2 weeks ago