teknohog / Xilinx-Serial-MinerLinks
Bitcoin miner for Xilinx FPGAs
☆97Updated 12 years ago
Alternatives and similar repositories for Xilinx-Serial-Miner
Users that are interested in Xilinx-Serial-Miner are comparing it to the libraries listed below
Sorting:
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆79Updated 7 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated last year
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- ☆63Updated 6 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 2 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆64Updated 8 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆49Updated 5 years ago
- ☆31Updated 3 months ago
- Core description files for FuseSoC☆124Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Updated 5 months ago
- An Open Source configuration of the Arty platform☆129Updated last year
- Various projects of SPI loader module for xilinx fpga☆31Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Multi-Technology RAM with AHB3Lite interface☆23Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago