teknohog / Xilinx-Serial-MinerLinks
Bitcoin miner for Xilinx FPGAs
☆97Updated 12 years ago
Alternatives and similar repositories for Xilinx-Serial-Miner
Users that are interested in Xilinx-Serial-Miner are comparing it to the libraries listed below
Sorting:
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆174Updated 3 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated 2 years ago
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆289Updated 10 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- A simplified version of an FPGA bitcoin miner☆53Updated 6 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- Various projects of SPI loader module for xilinx fpga☆32Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- ☆64Updated 6 years ago
- Verilog implementation of the SHA-512 hash function.☆39Updated 4 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated 5 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago