stiggy87 / ZynqBTC
A Bitcoin miner for the Zynq chip utilizing the Zedboard.
☆106Updated last year
Alternatives and similar repositories for ZynqBTC
Users that are interested in ZynqBTC are comparing it to the libraries listed below
Sorting:
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 2 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆101Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆152Updated 7 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- ☆63Updated 7 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Updated 4 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆191Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Avnet Board Definition Files☆133Updated 3 weeks ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆55Updated this week
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Files used with hackster examples☆146Updated 4 years ago
- ☆22Updated 8 years ago
- FuseSoC standard core library☆136Updated last month
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆52Updated last month
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- ☆63Updated 6 years ago