stiggy87 / ZynqBTC
A Bitcoin miner for the Zynq chip utilizing the Zedboard.
☆101Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ZynqBTC
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆182Updated 6 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆51Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆92Updated 2 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆98Updated 6 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- ☆82Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆99Updated 6 years ago
- ☆106Updated this week
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆53Updated this week
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆159Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆92Updated 5 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆87Updated 6 months ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆146Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- ☆61Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆281Updated 10 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆148Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 7 years ago
- Build Customized FPGA Implementations for Vivado☆294Updated this week
- Collection of open-source peripherals in Verilog☆174Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- An Open Source configuration of the Arty platform☆122Updated 10 months ago