stiggy87 / ZynqBTC
A Bitcoin miner for the Zynq chip utilizing the Zedboard.
☆105Updated last year
Alternatives and similar repositories for ZynqBTC:
Users that are interested in ZynqBTC are comparing it to the libraries listed below
- Bitcoin miner for Xilinx FPGAs☆96Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆174Updated 3 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆52Updated 3 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆189Updated 6 years ago
- ☆61Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated last year
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆38Updated 8 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated 3 months ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 3 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆100Updated 6 years ago
- ☆63Updated 6 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 8 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Updated 3 years ago
- Linux Driver for the Zynq FPGA DMA engine☆87Updated 10 years ago
- ☆108Updated 2 weeks ago
- Parallel Array of Simple Cores. Multicore processor.☆94Updated 5 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆88Updated 9 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 6 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated 3 months ago
- Example designs for FPGA Drive FMC☆232Updated last month
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆52Updated 3 years ago