stiggy87 / ZynqBTC
A Bitcoin miner for the Zynq chip utilizing the Zedboard.
☆105Updated last year
Alternatives and similar repositories for ZynqBTC:
Users that are interested in ZynqBTC are comparing it to the libraries listed below
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 2 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆188Updated 6 years ago
- Bitcoin miner for Xilinx FPGAs☆95Updated 11 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆100Updated 6 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆51Updated 3 years ago
- ☆61Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 11 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated last month
- ☆107Updated last month
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆286Updated 10 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆38Updated 7 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated last month
- Linux Driver for the Zynq FPGA DMA engine☆87Updated 9 years ago
- Examples using the Cyclone V SoC chip☆106Updated 5 years ago
- Instructions and packages for Zybo compatibility to Pynq☆14Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆99Updated 6 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- ☆63Updated 6 years ago
- ☆83Updated 4 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆100Updated 4 years ago
- Avnet Board Definition Files☆129Updated last week
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆300Updated this week
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 7 years ago
- Core description files for FuseSoC☆125Updated 4 years ago
- Example designs for FPGA Drive FMC☆230Updated last week
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆160Updated last year