stiggy87 / ZynqBTCLinks
A Bitcoin miner for the Zynq chip utilizing the Zedboard.
☆106Updated 2 years ago
Alternatives and similar repositories for ZynqBTC
Users that are interested in ZynqBTC are comparing it to the libraries listed below
Sorting:
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆104Updated 7 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆199Updated 7 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆82Updated 7 years ago
- ☆64Updated 8 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- Example designs for FPGA Drive FMC☆269Updated 9 months ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆291Updated 11 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- ☆112Updated 7 months ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Updated 8 years ago
- Avnet Board Definition Files☆135Updated last month
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆167Updated 2 years ago
- OpenRISC 1200 implementation☆173Updated 9 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆59Updated 5 months ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- Examples using the Cyclone V SoC chip☆109Updated 6 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆69Updated 8 years ago
- Files used with hackster examples☆146Updated 5 years ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- ☆22Updated 9 years ago