pedrorivera / SiaFpgaMiner
VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin
☆62Updated 6 years ago
Related projects: ⓘ
- An open source FPGA miner for Blakecoin☆50Updated 9 years ago
- ☆18Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆277Updated 9 years ago
- ☆39Updated this week
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- ☆11Updated 6 years ago
- DUAL Spartan6 Development Platform☆86Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- Zcash FPGA acceleration engine☆117Updated 4 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 3 years ago
- FPGA miner for OdoCrypt☆13Updated 5 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆73Updated 6 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆100Updated last year
- Example verilog / miner for crypto mining using AWS F1 instances☆29Updated 6 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 9 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- ☆17Updated this week
- Implementation of an RSA VDF evaluator targeting FPGAs.☆47Updated 4 years ago
- BTC<C 双挖芯片 / BTC<C Dual Mining ASIC☆25Updated 8 years ago
- ☆20Updated this week
- ☆12Updated last year
- ☆48Updated 2 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 5 years ago
- ☆43Updated 3 years ago
- SQRL Port of ethminer☆10Updated 3 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆14Updated 5 years ago
- TCP Offload Engine☆70Updated 6 years ago