kramble / FPGA-Litecoin-MinerLinks
A litecoin scrypt miner implemented with FPGA on-chip memory.
☆290Updated 11 years ago
Alternatives and similar repositories for FPGA-Litecoin-Miner
Users that are interested in FPGA-Litecoin-Miner are comparing it to the libraries listed below
Sorting:
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- DUAL Spartan6 Development Platform☆85Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆1,348Updated 3 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated 2 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆358Updated 2 months ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 11 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- A simplified version of an FPGA bitcoin miner☆53Updated 6 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Updated 6 years ago
- ☆19Updated 7 years ago
- ☆44Updated 4 years ago
- FPGA referrence implementation for aion equihash 2109☆15Updated 7 years ago
- BTC<C 双挖芯片 / BTC<C Dual Mining ASIC☆27Updated 9 years ago
- ☆65Updated 3 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- Parallella board design files☆419Updated 3 years ago
- Collection of open-source peripherals in Verilog☆181Updated 3 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆197Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- OpenRISC 1200 implementation☆174Updated 9 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week