kramble / FPGA-Litecoin-Miner
A litecoin scrypt miner implemented with FPGA on-chip memory.
☆288Updated 10 years ago
Alternatives and similar repositories for FPGA-Litecoin-Miner:
Users that are interested in FPGA-Litecoin-Miner are comparing it to the libraries listed below
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆172Updated 3 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated last year
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆338Updated 3 weeks ago
- Open source hardware implementation of classic CryptoNight☆37Updated 2 years ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆1,319Updated 2 years ago
- A simple SHA-256 implementation in VHDL☆22Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- ☆58Updated 3 years ago
- ☆19Updated 6 years ago
- BTC<C 双挖芯片 / BTC<C Dual Mining ASIC☆26Updated 9 years ago
- ☆12Updated 2 years ago
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 weeks ago
- TCP Offload Engine☆72Updated 7 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆106Updated 5 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Updated 6 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- FPGA miner for OdoCrypt☆13Updated 5 years ago
- Public repository for Litefury & Nitefury☆287Updated 10 months ago