kramble / FPGA-Litecoin-Miner
A litecoin scrypt miner implemented with FPGA on-chip memory.
☆286Updated 10 years ago
Alternatives and similar repositories for FPGA-Litecoin-Miner:
Users that are interested in FPGA-Litecoin-Miner are comparing it to the libraries listed below
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 2 years ago
- Bitcoin miner for Xilinx FPGAs☆95Updated 11 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆105Updated last year
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆323Updated 7 months ago
- DUAL Spartan6 Development Platform☆86Updated 6 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆77Updated 6 years ago
- Open source hardware implementation of classic CryptoNight☆36Updated last year
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆1,301Updated 2 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 6 years ago
- ☆19Updated 6 years ago
- A simple SHA-256 implementation in VHDL☆22Updated 6 years ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- OpenRISC 1200 implementation☆163Updated 9 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 3 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆15Updated 6 years ago
- SDAccel Examples☆356Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆300Updated this week
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆188Updated 6 years ago
- ☆57Updated 3 years ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆252Updated 2 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆335Updated 7 years ago