kramble / FPGA-Litecoin-Miner
A litecoin scrypt miner implemented with FPGA on-chip memory.
☆280Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA-Litecoin-Miner
- An open source FPGA miner for Blakecoin☆50Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- DUAL Spartan6 Development Platform☆86Updated 6 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆100Updated last year
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆316Updated 5 months ago
- A simple SHA-256 implementation in VHDL☆22Updated 6 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆1,281Updated 2 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 3 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆29Updated 6 years ago
- ☆51Updated 2 years ago
- A simplified version of an FPGA bitcoin miner☆48Updated 5 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆53Updated 3 years ago
- Core description files for FuseSoC☆123Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- OpenRISC 1200 implementation☆159Updated 8 years ago
- Verilog implementation of the SHA-512 hash function.☆37Updated 3 years ago
- Collection of open-source peripherals in Verilog☆173Updated 2 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 7 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆29Updated 6 years ago
- Public repository for Litefury & Nitefury☆271Updated 4 months ago
- SQRL FK33 board files, example designs and scripts.☆16Updated 2 years ago