FPGA systolic array AI engine
☆38Jan 2, 2026Updated 9 months ago
Alternatives and similar repositories for tensor_accelerator
Users that are interested in tensor_accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog file list pruner☆19Oct 19, 2026Updated last week
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- ☆15May 24, 2025Updated last year
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- Release repository for the SysML v2 Library for AADL☆16Mar 1, 2026Updated 7 months ago
- A terminal based digital waveform viewer for Hardcaml☆17Jul 10, 2026Updated 3 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Netlist API (and more) for EDA flow development☆165Updated this week
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆21Aug 25, 2026Updated 2 months ago
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 8 months ago
- ☆17Feb 15, 2025Updated last year
- Systemverilog and UVM exercises inspired by ziglings☆35Updated this week
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆33Aug 17, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆93Apr 22, 2025Updated last year
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 3 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆21Apr 27, 2026Updated 6 months ago
- This project is to design yolo AI accelerator in verilog HDL.☆45Oct 8, 2026Updated 3 weeks ago
- A Risc-V SoC for Tiny Tapeout☆61Oct 20, 2026Updated last week
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated 3 months ago
- ☆13Jan 24, 2026Updated 9 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open-source compiler that hardwires LLM weights into mask-programmed compute-in-ROM silicon on open PDKs☆48Updated this week
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆24Nov 12, 2025Updated 11 months ago
- wafer.space GF180MCU Run 1☆42Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- ☆11Jul 9, 2025Updated last year
- Example project for the BRS-100-GW1NR9 FPGA development board.☆20Oct 19, 2026Updated last week