IHP Open source SG13G2 Tape Out on May 2025 [Testfield T588]
☆14Apr 27, 2026Updated 6 months ago
Alternatives and similar repositories for TO_May2025
Users that are interested in TO_May2025 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆23Apr 27, 2026Updated 6 months ago
- ☆12Jul 13, 2025Updated last year
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- For mosbius.org website☆36Oct 11, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆18Mar 17, 2019Updated 7 years ago
- ☆174Updated this week
- 9-bit SAR in skywater 130 nm☆21Jan 15, 2025Updated last year
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆78Oct 15, 2026Updated 2 weeks ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆31Apr 18, 2026Updated 6 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated last year
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆19Sep 6, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆20Aug 20, 2025Updated last year
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Oct 13, 2026Updated 3 weeks ago
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated 8 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆202Aug 8, 2025Updated last year
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 7 years ago
- ☆10Aug 30, 2025Updated last year
- ☆10Sep 7, 2023Updated 3 years ago
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆12Sep 23, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- ☆11Jul 9, 2025Updated last year
- SystemVerilog RTL Linter for YoSys☆25Nov 22, 2024Updated last year
- Udemy's "Mastering Microcontroller and Embedded Driver Development (MCU1)" course by FastBit Embedded Brain Academy.☆17Aug 31, 2025Updated last year
- Reinforcement learning assisted analog layout design flow.☆41Jul 29, 2024Updated 2 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆26Oct 17, 2026Updated 2 weeks ago
- ☆14Dec 9, 2025Updated 10 months ago
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆15Feb 24, 2026Updated 8 months ago
- A 10bit SAR ADC in Sky130☆43Dec 4, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆17Sep 4, 2026Updated 2 months ago
- Analog to Digital Converter (with Programmable Gain Amplifier)☆11Jun 23, 2019Updated 7 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆44Jun 13, 2023Updated 3 years ago
- ☆14Aug 8, 2026Updated 2 months ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆18Sep 12, 2023Updated 3 years ago
- Tiny Tapeout 8☆16Jan 29, 2026Updated 9 months ago
- PLL Designs on Skywater 130nm MPW☆26Dec 3, 2023Updated 2 years ago