☆11Jul 9, 2025Updated last year
Alternatives and similar repositories for riscv-cpu-from-scratch
Users that are interested in riscv-cpu-from-scratch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Aug 8, 2026Updated 3 months ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- ☆14Dec 9, 2025Updated 10 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- An inhouse RISC-V 32-bits CPU☆22Updated this week
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- ☆14Feb 1, 2025Updated last year
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆23Apr 27, 2026Updated 6 months ago
- A lightweight spatio-temporal network for online eye tracking with event camera☆13Jun 3, 2025Updated last year
- ⚡ Ultra-low-latency HFT platform: FPGA (14ns FIX), GPU TensorRT (<1ms ML), lock-free, DPDK. 350ns latency, 500K orders/sec. Production-re…☆17Nov 26, 2025Updated 11 months ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog HDL code and documentation for pipelined RISC-V processors designed as a minor project by a team of 4. Includes testbench files, …☆11Nov 23, 2023Updated 2 years ago
- ☆40Aug 25, 2026Updated 2 months ago
- Systemverilog and UVM exercises inspired by ziglings☆37Oct 26, 2026Updated last week
- IHP Open source SG13G2 Tape Out on May 2025 [Testfield T588]☆15Apr 27, 2026Updated 6 months ago
- Design Verification Engineer interview preparation guide.☆63Jul 20, 2025Updated last year
- This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the A…☆16Sep 9, 2025Updated last year
- ☆15May 24, 2025Updated last year
- ☆13May 8, 2022Updated 4 years ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generic testbench for RISC-V CPUs☆12Dec 13, 2025Updated 10 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆53Jul 11, 2025Updated last year
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Updated this week
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆110Oct 9, 2026Updated 3 weeks ago
- Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).☆10Dec 14, 2022Updated 3 years ago
- Axon SDK is a python simulation toolkit for building and executing spiking neural networks☆18Nov 21, 2025Updated 11 months ago
- ☆16Aug 15, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- ☆14Aug 2, 2025Updated last year
- ☆64Sep 4, 2026Updated 2 months ago
- convert a pytorch model to a model for edge device☆20Mar 15, 2023Updated 3 years ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- The official repository for Project Vaayu - SIH 1705☆19Dec 20, 2024Updated last year