phuocphn / uniq
Pytorch implementation of our UniQ method, IEEE Access -- Training Multi-bit Quantized and Binarized Networks with A Learnable Symmetric Quantizer
☆11Updated 3 years ago
Alternatives and similar repositories for uniq:
Users that are interested in uniq are comparing it to the libraries listed below
- A co-design architecture on sparse attention☆49Updated 3 years ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆124Updated this week
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆120Updated last year
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆44Updated 4 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆35Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- An FPGA Accelerator for Transformer Inference☆76Updated 2 years ago
- Simulator for BitFusion☆95Updated 4 years ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated last year
- ☆38Updated last year
- Open-source of MSD framework☆16Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆24Updated 10 months ago
- ☆21Updated this week
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated 3 weeks ago
- ☆61Updated 2 months ago
- Repository to host and maintain scale-sim-v2 code☆257Updated last week
- ☆39Updated 7 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆89Updated last week
- ☆47Updated 11 months ago
- ☆42Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆28Updated 6 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆87Updated last month
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆8Updated 2 weeks ago