phuocphn / uniqLinks
Pytorch implementation of our UniQ method, IEEE Access -- Training Multi-bit Quantized and Binarized Networks with A Learnable Symmetric Quantizer
☆11Updated 4 years ago
Alternatives and similar repositories for uniq
Users that are interested in uniq are comparing it to the libraries listed below
Sorting:
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- ☆41Updated 5 months ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆41Updated 11 months ago
- Simulator for BitFusion☆100Updated 4 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last month
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 10 months ago
- Approximate layers - TensorFlow extension☆27Updated last month
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆120Updated 3 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆37Updated last year
- ☆16Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- ☆98Updated last year
- RTL generator for SpGEMM☆12Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆45Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆27Updated 2 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆19Updated 9 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 4 years ago