phuocphn / uniq
Pytorch implementation of our UniQ method, IEEE Access -- Training Multi-bit Quantized and Binarized Networks with A Learnable Symmetric Quantizer
☆11Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for uniq
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated 10 months ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- Simulator for BitFusion☆92Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- NEST-SNN☆13Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆113Updated this week
- Processing-In-Memory (PIM) Simulator☆132Updated 4 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆56Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated 2 weeks ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- Repository to host and maintain scale-sim-v2 code☆233Updated 2 weeks ago
- ☆14Updated 11 months ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆118Updated 5 months ago
- ☆69Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- Eyeriss chip simulator☆33Updated 4 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆67Updated last week
- ☆45Updated 8 months ago
- NEST Data☆49Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆183Updated 7 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆12Updated 4 months ago
- ☆60Updated this week
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆112Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆142Updated 6 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆99Updated last year
- ☆26Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆52Updated this week