massivethreads / tp-parsec
TP-PARSEC: A Task Parallel PARSEC Benchmark Suite
☆10Updated 4 years ago
Alternatives and similar repositories for tp-parsec:
Users that are interested in tp-parsec are comparing it to the libraries listed below
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- The Splash-3 benchmark suite☆43Updated last year
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆41Updated 2 months ago
- Multiplication using AVX512 and AVX512IFMA instructions☆23Updated 9 years ago
- ☆13Updated 6 years ago
- SST Architectural Simulation Components and Libraries☆95Updated this week
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆140Updated this week
- ArgoDSM - A Page-Based Software Distributed Shared Memory System☆43Updated last year
- A source-to-source compiler for automatic parallelization of C programs through code annotation.☆61Updated 5 years ago
- SST Macro Element Library☆37Updated last month
- ☆103Updated last year
- A Parallelism Profiler with What-If analyses for Intel Threading Building Blocks (TBB) programs☆13Updated 7 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- Simplified Interface to Complex Memory☆27Updated last year
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- ☆16Updated 5 years ago
- Wait-Free Eras (PPoPP '20)☆10Updated 5 years ago
- ssmem is a simple object-based memory allocator with epoch-based garbage collection☆34Updated 8 years ago
- Barcelona OpenMP Task Suite is a collection of applications that allow to test OpenMP tasking implementations and compare its behaviour u…☆45Updated 5 years ago
- OpenSHMEM Application Programming Interface☆54Updated 4 months ago
- Heterogeneous Active Messages C++ library☆21Updated 5 years ago
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing☆13Updated 5 years ago
- The world's first wait-free KV store with generic durable linearizable transactions☆40Updated 3 years ago
- Lace - implementation of work-stealing in C☆35Updated 11 months ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- doppioDB - A hardware accelerated database☆48Updated 7 years ago
- Intel Heterogeneous Research Compiler (iHRC)☆25Updated 2 years ago
- Sandia OpenSHMEM is an implementation of the OpenSHMEM specification over multiple Networking APIs, including Portals 4, the Open Fabric …☆67Updated this week
- A fast and accurate reuse distance analyzer for multi-threaded applications. It leverages existing hardware features in commodity CPUs.☆16Updated 2 years ago