Unified Verification Environment
☆17Jan 17, 2017Updated 9 years ago
Alternatives and similar repositories for uve
Users that are interested in uve are comparing it to the libraries listed below
Sorting:
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 3 months ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 10 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 6 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- ☆16Feb 5, 2021Updated 5 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆20Aug 9, 2013Updated 12 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- PCBNEW plugin that highlights pads on a PCB that meet specified criteria (part, unit, number, name, and function).☆25Sep 17, 2021Updated 4 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Oct 22, 2016Updated 9 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Updated this week
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 3 months ago
- Control of Keysight MSO-X/DSO-X 3000A, UXR and MXR Oscilloscopes through python via PyVisa☆31Aug 6, 2025Updated 6 months ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- ☆11May 31, 2016Updated 9 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 4 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Feb 23, 2026Updated last week
- ReconOS - Operating System for Reconfigurable Hardware☆29Feb 4, 2022Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- JTAG Hardware Abstraction Library☆37Oct 23, 2023Updated 2 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- Generate an accelerator extension that makes your Antlr parser in Python super-fast!☆31Dec 29, 2024Updated last year
- ☆26Aug 10, 2023Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year