Unified Verification Environment
☆17Jan 17, 2017Updated 9 years ago
Alternatives and similar repositories for uve
Users that are interested in uve are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆40May 9, 2022Updated 4 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Import and export IP-XACT XML register models☆39Nov 5, 2025Updated 9 months ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Board repository for the Arty Z7☆14Aug 21, 2017Updated 9 years ago
- E2E tests for the Beats☆19Aug 8, 2024Updated 2 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 6 months ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- An ultrasonic water flowmeter based on transit-time technique☆17Jul 21, 2021Updated 5 years ago
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆37Oct 28, 2024Updated last year
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆26Jul 18, 2026Updated last month
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 7 months ago
- DEPRECATED: Moved to https://github.com/elastic/beats/tree/master/dev-tools/packer☆16Aug 8, 2024Updated 2 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆19Nov 9, 2023Updated 2 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A free, fast and compact ARM Cortex-M0 floating-point library☆17May 26, 2021Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- ☆16Feb 5, 2021Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆260Jul 31, 2026Updated last month
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 9 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago