Alternatives and similar repositories for Y86-PIPE-CPU

Users that are interested in Y86-PIPE-CPU are comparing it to the libraries listed below

• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆66Updated 3 years ago
• Lichee-Pi / Tang_E203_Mini
  LicheeTang 蜂鸟E203 Core
  ☆200Updated 6 years ago
• chsachinkumar / HDLBits-Verilog-Solutions
  This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…
  ☆12Updated 2 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆91Updated 5 years ago
• sxtyzhangzk / mips-cpu
  A MIPS CPU implemented in Verilog
  ☆70Updated 8 years ago
• rgwan / kamikaze
  Light-weight RISC-V RV32IMC microcontroller core.
  ☆104Updated 8 years ago
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆196Updated 6 years ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆129Updated 6 years ago
• freecores / turbo8051
  turbo 8051
  ☆30Updated 8 years ago
• Michaelvll / RISCV_CPU
  A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL
  ☆94Updated 6 years ago
• PrimeMHD / FPGA_ThreeLevelStorage
  【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
  ☆119Updated 5 years ago
• Yvan-xy / verilog-doc
  All About HDL
  ☆39Updated 6 years ago
• jerry-jho / pyriscv
  A RISCV Emulator written in Python
  ☆46Updated 3 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆175Updated 8 months ago
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆89Updated last year
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆29Updated 2 years ago
• xupsh / Digital-Design-Lab
  ☆229Updated 4 years ago
• whik / cortex_m3_on_xc7a100t
  ☆23Updated 3 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆118Updated 5 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆114Updated 6 months ago
• zhajio1988 / wavedrom
  Digital timing diagram rendering engine
  ☆63Updated 7 years ago
• NingHeChuan / Open-FPGA
  Devotes to open source FPGA
  ☆28Updated 5 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆74Updated 3 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆136Updated 2 years ago
• EECS150 / fpga_labs_sp22
  ☆35Updated 3 years ago
• fpgadeveloper / ethernet-fmc-zynq-gem
  Example design for the Ethernet FMC using the hard GEMs of the Zynq
  ☆61Updated 9 months ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆43Updated 11 years ago
• JakeMercer / mac
  An Ethernet MAC conforming to IEEE 802.3
  ☆23Updated 8 years ago
• Starrynightzyq / ZYNQ-PYNQ-Z2-Gobang
  2018第二届全国大学生FPGA创新设计邀请赛的作品
  ☆63Updated 7 years ago
• SpinalHDL / SpinalWorkshop
  Labs to learn SpinalHDL
  ☆153Updated last year