necst / coursera-sdaccel-theory
Source codes used during the Coursera course titled "Developing FPGA-accelerated cloud applications with SDAccel: Theory"
☆18Updated 6 years ago
Alternatives and similar repositories for coursera-sdaccel-theory:
Users that are interested in coursera-sdaccel-theory are comparing it to the libraries listed below
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆35Updated 5 years ago
- ☆28Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆29Updated 4 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆46Updated 8 months ago
- ☆12Updated 4 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- ☆87Updated 9 months ago
- ☆23Updated 2 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆1Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- Source files for Getting to Know Vivado course☆19Updated 4 years ago
- Example code for Modern SystemC using Modern C++☆61Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆34Updated last week
- ☆40Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 8 years ago
- ☆29Updated 7 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆78Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago