necst / coursera-sdaccel-theoryLinks
Source codes used during the Coursera course titled "Developing FPGA-accelerated cloud applications with SDAccel: Theory"
☆18Updated 6 years ago
Alternatives and similar repositories for coursera-sdaccel-theory
Users that are interested in coursera-sdaccel-theory are comparing it to the libraries listed below
Sorting:
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆34Updated 5 years ago
- Source files for Getting to Know Vivado course☆19Updated 4 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆62Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 7 months ago
- Xilinx Deep Learning IP☆93Updated 4 years ago
- Caffe to VHDL☆67Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆79Updated last year
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- Hot & Spicy tool suite☆23Updated 3 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆84Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Updated 5 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Updated version of the XUP Workshops☆19Updated 7 years ago
- ☆88Updated 2 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 7 months ago