Alternatives and similar repositories for tikz-mux:

Users that are interested in tikz-mux are comparing it to the libraries listed below

• knielsen / ice40_viewer
  ☆59Updated last year
• ArcaneNibble / yavhdl
  Yet Another VHDL tool
  ☆31Updated 7 years ago
• secworks / chacha
  Verilog 2001 implementation of the ChaCha stream cipher.
  ☆39Updated this week
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• suoto / vim-hdl
  Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
  ☆60Updated 3 years ago
• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated last month
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 3 years ago
• peteut / migen-axi
  AXI support for Migen/MiSoC
  ☆27Updated 8 months ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 3 weeks ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆139Updated 3 weeks ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆27Updated 6 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• softminus / HEAI
  fun with GSM
  ☆2Updated 4 years ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆102Updated 8 years ago
• laforest / Octavo
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆74Updated 6 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆48Updated 7 years ago
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated last year
• m-labs / lm32
  LatticeMico32 soft processor
  ☆105Updated 10 years ago
• wifasoi / WaveDromTikZ
  An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.
  ☆41Updated 3 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆42Updated this week
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• systemc / systemc-2.2.0
  This repository contains various patches to the OSCI systemc distribution to make it possible to compile the sources with latest GCC vers…
  ☆22Updated 13 years ago
• maikmerten / riscv-tomthumb
  A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning
  ☆32Updated 6 years ago