Alternatives and similar repositories for tikz-mux

Users that are interested in tikz-mux are comparing it to the libraries listed below

• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆338Updated 2 months ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆103Updated 8 years ago
• duskwuff / Xilinx-ISE-Makefile
  An example of how to use the Xilinx ISE toolchain from the command line
  ☆61Updated 6 years ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆422Updated 2 months ago
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆422Updated 5 years ago
• wifasoi / WaveDromTikZ
  An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.
  ☆44Updated 3 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆244Updated 9 months ago
• Ravenslofty / blog
  The Critical Path - a rambly FPGA blog
  ☆49Updated 4 years ago
• nesl / ice40_examples
  Public examples of ICE40 HX8K examples using Icestorm
  ☆110Updated 2 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆86Updated last week
• wavedrom / bitfield
  bit field diagram renderer
  ☆370Updated last year
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 3 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated last year
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆138Updated 4 months ago
• VHDL-LS / rust_hdl
  ☆413Updated 3 weeks ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆153Updated 5 years ago
• nickg / nvc
  VHDL compiler and simulator
  ☆722Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆814Updated last month
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆329Updated 8 years ago
• Wren6991 / asciiwave
  Turn WaveDrom timing diagrams into ASCII art
  ☆159Updated last year
• hamsternz / FPGA_DisplayPort
  An implementation of DisplayPort protocol for FPGAs
  ☆292Updated 9 years ago
• wavedrom / cli
  CLI for WaveDrom
  ☆62Updated last year
• RobertBaruch / nmigen-tutorial
  A tutorial for using nmigen
  ☆311Updated 4 years ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆203Updated 3 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆252Updated last month
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆312Updated 5 months ago
• regymm / GenZ
  The open-source Zynq 7000 BSP generator for openXC7
  ☆40Updated 6 months ago
• fabriziotappero / Free-Range-VHDL-book
  Latex source files of the open-source book FREE RANGE VHDL
  ☆298Updated 4 months ago
• chipforge / StdCellLib
  Copyleftist's Standard Cell Library
  ☆99Updated last year