Alternatives and similar repositories for kitty:

Users that are interested in kitty are comparing it to the libraries listed below

• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆25Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated 9 months ago
• lsils / bill
  C++ header-only reasoning library
  ☆14Updated 9 months ago
• msoeken / cirkit
  A circuit toolkit
  ☆100Updated 5 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆17Updated 2 years ago
• lsils / mockturtle
  C++ logic network library
  ☆226Updated 5 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆70Updated 4 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆28Updated 9 months ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆13Updated last year
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆71Updated last week
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• gmeuli / caterpillar
  ☆25Updated 4 years ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆21Updated 2 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆15Updated 8 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated last year
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆24Updated 2 years ago
• nbulsi / also
  A logic synthesis tool
  ☆73Updated last week
• lnis-uofu / LSOracle
  IDEA project source files
  ☆106Updated 5 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆103Updated 5 months ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆18Updated last week
• SPbSAT / cirbo
  ☆17Updated this week
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆42Updated last week
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• stdgregwar / elve
  ELVE : ELVE Logic Visualization Engine
  ☆11Updated 7 years ago
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 2 weeks ago