Alternatives and similar repositories for kitty:

Users that are interested in kitty are comparing it to the libraries listed below

• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆25Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated 10 months ago
• msoeken / cirkit
  A circuit toolkit
  ☆101Updated 5 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆17Updated 2 years ago
• lsils / bill
  C++ header-only reasoning library
  ☆15Updated 9 months ago
• gmeuli / caterpillar
  ☆25Updated 4 years ago
• lsils / mockturtle
  C++ logic network library
  ☆229Updated this week
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆29Updated 9 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆72Updated 4 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆76Updated last month
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆21Updated this week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆43Updated this week
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆13Updated last year
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆36Updated this week
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆16Updated this week
• masc-ucsc / anubis
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Updated 4 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated last week
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆18Updated 3 weeks ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆22Updated 2 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• nbulsi / also
  A logic synthesis tool
  ☆73Updated last month
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆22Updated last year
• lnis-uofu / LSOracle
  IDEA project source files
  ☆106Updated 6 months ago