msoeken / kitty
C++ truth table library
☆52Updated 11 months ago
Alternatives and similar repositories for kitty:
Users that are interested in kitty are comparing it to the libraries listed below
- An advanced header-only exact synthesis library☆25Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 8 months ago
- A circuit toolkit☆98Updated 5 years ago
- C++ header-only reasoning library☆13Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- C++ header-only exact synthesis library☆16Updated 2 years ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- C++ logic network library☆225Updated 5 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- AIGER And-Inverter-Graph Library☆69Updated last week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆30Updated 4 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- BTOR2 MLIR project☆25Updated last year
- ☆16Updated 4 years ago
- Niklas Een's ABC/ZZ framework☆21Updated 2 years ago
- A logic synthesis tool☆72Updated 2 years ago
- Integer Multiplier Generator for Verilog☆22Updated last year
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- Showcase examples for EPFL logic synthesis libraries☆192Updated 11 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Collection of test cases for Yosys☆18Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 5 months ago
- Logic circuit analysis and optimization☆34Updated 5 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- A generic parser and tool package for the BTOR2 format.☆40Updated 3 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆24Updated 2 years ago
- Hardware Model Checker☆40Updated this week
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago