Betrusted main SoC design
☆159Jul 22, 2025Updated last year
Alternatives and similar repositories for betrusted-soc
Users that are interested in betrusted-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Betrusted embedded controller (UP5K)☆50Dec 22, 2023Updated 2 years ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated 10 months ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- Hardware design files for Betrusted☆83Mar 17, 2022Updated 4 years ago
- Looking for docs on Precursor/Betrusted? Start here.☆192Apr 22, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The Xous microkernel☆967Updated this week
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Support files for participating in a Fomu workshop☆170Mar 17, 2024Updated 2 years ago
- Zucker SOC☆16Jun 11, 2025Updated last year
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆19Oct 7, 2025Updated 10 months ago
- Template project for LiteX-based SoCs☆22May 20, 2026Updated 2 months ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Build your hardware, easily!☆4,051Aug 6, 2026Updated last week
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 5 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆223May 21, 2022Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 2 months ago
- A Python toolbox for building complex digital hardware☆1,331Jan 5, 2026Updated 7 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 2 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆46Mar 24, 2026Updated 4 months ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Nov 14, 2022Updated 3 years ago
- Documentation on the Xous operating system☆48May 17, 2026Updated 3 months ago
- USB3 PIPE interface for Xilinx 7-Series☆269Apr 3, 2026Updated 4 months ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆24May 28, 2026Updated 2 months ago
- FPGA 101 lessons/labs☆431May 27, 2026Updated 2 months ago
- FPGA USB stack written in LiteX☆136Jun 5, 2022Updated 4 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆688Jan 8, 2022Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- an experimental SDR platform☆44Feb 8, 2023Updated 3 years ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆20Apr 7, 2026Updated 4 months ago
- Harbian distribution build documents.☆14Sep 1, 2020Updated 5 years ago