Alternatives and similar repositories for Quine-McCluskey-algorithm

Users that are interested in Quine-McCluskey-algorithm are comparing it to the libraries listed below

• lnis-uofu / ML-Mapper
  ☆11Updated 2 years ago
• kkunal1408 / GANA_circuit_data
  just checking
  ☆16Updated 3 years ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆39Updated last month
• srpoyrek / RISC-V
  Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…
  ☆34Updated 4 years ago
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆56Updated 3 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆203Updated 3 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆73Updated 7 years ago
• jacky860226 / nthu-route
  nthu-route 2.11
  ☆13Updated 5 years ago
• EricLu1218 / Parallel_Programming
  2019 NTHU CS5422 (CS542200) Parallel Programming Course Projects (include Odd-Even Sort, Mandelbrot Set, All-Pairs Shortest Path, Blocked…
  ☆11Updated last month
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆65Updated 3 years ago
• ahegazy / mips-cpu
  A verilog implementation of MIPS ISA.
  ☆17Updated 5 years ago
• nxbyte / ARM-LEGv8
  Verilog Implementation of an ARM LEGv8 CPU
  ☆107Updated 6 years ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆44Updated 3 weeks ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆46Updated 4 years ago
• yang-le / riscv_cpu
  a simple riscv cpu
  ☆23Updated 2 years ago
• Milleraj66 / ECE585_TomasuloAlgorithm
  C++ Tomasulo Algorithm Simulator
  ☆13Updated 9 years ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆27Updated 5 years ago
• DfX-NYUAD / GNN-RE
  GNN-RE datasets for circuit recognition
  ☆47Updated 2 years ago
• zshi0616 / DeepGate2
  ☆28Updated last year
• GodTamIt / tomasulo-simulation
  A simulation of the Tomasulo algorithm, a hardware algorithm for out-of-order scheduling and execution of computer instructions, written …
  ☆14Updated 8 years ago
• PKUterran / NetlistGNN
  ☆43Updated 2 years ago
• nbulsi / also
  A logic synthesis tool
  ☆74Updated last week
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆90Updated 7 years ago
• baichen318 / FreePDK45
  This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
  ☆25Updated 4 years ago
• Gy-Hu / AIG2INV
  DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)
  ☆11Updated last year
• krzhu / abc_py
  Simple Python interface for ABC
  ☆23Updated 2 years ago
• DfX-NYUAD / GNNUnlock
  ☆16Updated 3 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated last month
• omega-rg / Cache-Controller
  Two Level Cache Controller implementation in Verilog HDL
  ☆48Updated 4 years ago
• blitzingeagle / ASMBits-ARMv7
  Solutions to ASMBits ARMv7 problem set.
  ☆13Updated 7 years ago