AkshayRaman / Quine-McCluskey-algorithmLinks
C++ program to illustrate Quine–McCluskey algorithm
☆16Updated 7 years ago
Alternatives and similar repositories for Quine-McCluskey-algorithm
Users that are interested in Quine-McCluskey-algorithm are comparing it to the libraries listed below
Sorting:
- nthu-route 2.11☆14Updated 6 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Updated 5 months ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Updated 6 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆18Updated 4 years ago
- ☆13Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆344Updated 8 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆76Updated 7 months ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆162Updated 3 years ago
- Implementation of different types of adder circuits☆16Updated 10 years ago
- ☆31Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Updated 6 months ago
- ☆20Updated last year
- just checking☆21Updated 3 years ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆24Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆121Updated 5 years ago
- Optimization results for superconducting electronic (SCE) circuits☆17Updated 2 years ago
- VLSI EDA Global Router☆80Updated 8 years ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Updated last year
- Verilog Implementation of an ARM LEGv8 CPU☆113Updated 7 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Updated 4 years ago
- An open source CPU design and verification platform for academia☆116Updated 5 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- 30 Days of Verilog: Dive into digital circuits with a month of Verilog coding challenges. From logic gates to FSMs, sharpen your skills a…☆58Updated 2 years ago
- Machine Generated Analog IC Layout☆268Updated last year
- Solutions to ASMBits ARMv7 problem set.☆14Updated 8 years ago
- Timing prediction dataset download and instructions.☆17Updated 2 years ago
- liberty parser (For parsing IC timing lib file)☆66Updated 2 years ago