Alternatives and similar repositories for Quine-McCluskey-algorithm

Users that are interested in Quine-McCluskey-algorithm are comparing it to the libraries listed below

• lnis-uofu / ML-Mapper
  ☆12Updated 2 years ago
• jacky860226 / nthu-route
  nthu-route 2.11
  ☆13Updated 6 years ago
• EricLu1218 / Physical_Design_Automation
  NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…
  ☆42Updated last month
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆28Updated 5 years ago
• debjyoti0891 / arche
  Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…
  ☆11Updated 5 years ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆309Updated 7 years ago
• EricLu1218 / Parallel_Programming
  NTHU CS5422 Parallel Programming Course Projects (include Odd-Even Sort, Mandelbrot Set, All-Pairs Shortest Path, Blocked All-Pairs Short…
  ☆12Updated last month
• BUPT-GAMMA / PolarGate
  ☆12Updated last year
• cad-polito-it / I99T
  ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino
  ☆62Updated 5 months ago
• yuxincs / MIPS-CPU
  A Simulative MIPS CPU running on Logisim.
  ☆136Updated 3 years ago
• krzhu / abc_py
  Simple Python interface for ABC
  ☆25Updated 2 years ago
• lilasrahis / GNN4REL
  Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022
  ☆23Updated 2 years ago
• bluesceada / iscas89_hl_verilog
  Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
  ☆14Updated 3 years ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆15Updated last year
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆75Updated 7 years ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆48Updated 4 years ago
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆67Updated last year
• utisam / blif
  A library to parse BLIF (Berkeley Logic Interchange Format) files.
  ☆10Updated 10 years ago
• nxbyte / ARM-LEGv8
  Verilog Implementation of an ARM LEGv8 CPU
  ☆109Updated 7 years ago
• ABKGroup / PlacementEssentialReadings
  ☆58Updated 4 years ago
• Milleraj66 / ECE585_TomasuloAlgorithm
  C++ Tomasulo Algorithm Simulator
  ☆13Updated 9 years ago
• seifhelal / Cache-Simulator
  A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…
  ☆22Updated 8 years ago
• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆36Updated 6 years ago
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,421Updated last year
• kkunal1408 / GANA_circuit_data
  just checking
  ☆16Updated 3 years ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆150Updated 6 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆194Updated last year
• robertdunne / FPGA-ARM
  Verilog source code for book: Computer Architecture Tutorial
  ☆26Updated 4 years ago
• zshi0616 / DeepGate2
  ☆30Updated last year
• yufeiran / OpenMIPS
  实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR
  ☆34Updated last year