SATZilla SAT feature extraction tool
☆11Jan 15, 2026Updated last month
Alternatives and similar repositories for revisiting_satzilla
Users that are interested in revisiting_satzilla are comparing it to the libraries listed below
Sorting:
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- CaDiCaL + neural glue variable predictions☆10Oct 21, 2020Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A Simple CDCL Solver☆35Mar 8, 2023Updated 2 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 2 years ago
- Management of Benchmark Instances and Instance Attributes☆21Feb 9, 2026Updated 3 weeks ago
- ☆17Mar 9, 2024Updated last year
- ☆17Nov 21, 2019Updated 6 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆26Sep 3, 2024Updated last year
- [NeurIPS 2022] "NSNet: A General Neural Probabilistic Framework for Satisfiability Problems"☆19Mar 29, 2023Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Bit-bLAsting solving Non-linear integer constraints.☆22Jul 3, 2025Updated 8 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 10 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- ☆25May 17, 2024Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- PyTorch implementation of NeuroSAT☆28May 21, 2023Updated 2 years ago
- ☆40Jan 22, 2026Updated last month
- A minimalistic and high-performance SAT solver☆26Mar 4, 2024Updated 2 years ago
- A design automation framework to engineer decision diagrams yourself☆26Feb 25, 2026Updated last week
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Aug 15, 2025Updated 6 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- A Python library for working with logic networks, synthesis, and optimization.☆74Updated this week
- ☆14Jan 5, 2026Updated last month
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago